

Theses and dissertations

1-1-2008

CMOS active inductors and transformers for wireless applications

Adrian Tang
Ryerson University

Follow this and additional works at: <http://digitalcommons.ryerson.ca/dissertations>



Part of the [Electrical and Computer Engineering Commons](#)

Recommended Citation

Tang, Adrian, "CMOS active inductors and transformers for wireless applications" (2008). *Theses and dissertations*. Paper 301.

B18201180

CMOS ACTIVE INDUCTORS AND TRANSFORMERS FOR WIRELESS APPLICATIONS

Adrian Tang

B. Eng. Ryerson University, 2005.

Submitted in partial fulfillment
of the requirements for the degree of
Masters of Applied Science

Program of Electrical and Computer Engineering

Ryerson University

Toronto, Ontario, Canada. 2008.

©Adrian Tang 2008

PROPERTY OF
RYERSON UNIVERSITY LIBRARY

RYERSON UNIVERSITY


DEPARTMENT OF ELECTRICAL ENGINEERING

AUTHOR'S DECLARATION

I hereby declare that I am the sole author of this thesis.



I further authorize Ryerson University to reproduce this thesis by photocopying or by other means, in total or in part at the request of other institutions or individuals for the purpose of scholarly research.



Abstract

CMOS Active Inductors and Transformers for Wireless Applications
Adrian Tang, MSc, Program of Electrical and Computer Engineering,
Ryerson University, Toronto, Ontario, Canada. 2008.

This thesis first reviews existing work in CMOS active inductors focusing on two implementations, Wu gyrator-C and differential floating active inductors. It then proposes a new method of quantifying the performance of active inductors by introducing a figure of merit called "mean quality factor" that is better suited to the large signal behavior of active inductors. New CMOS constant-*Q* active inductors are proposed that are intended specifically for applications where a large signal operation is required. The thesis then proposes CMOS active transformers that are the active circuit equivalents of two magnetically coupled coils. Four applications of constant-*Q* active inductors and active transformers namely a 2.4 GHz voltage-controlled oscillator with -119.5dBc/Hz phase noise at 1 MHz offset, a 2.4 GHz current-mode phase-locked loop with -116dBc/Hz phase noise at 1 MHz offset and 80ns lock time, a 5 MHz 100X oversampled current-mode sigma-delta modulator with 50dB dynamic range and 65dB SNR, and a 1.6 GHz QPSK phase modulator with -101dBc/Hz phase noise at 1 MHz offset are presented.

Acknowledgment

Thanks to my family and supervisors.

TABLE OF CONTENTS

1 INTRODUCTION	1
1.1 Motivation	1
1.2 Contributions	3
1.3 Organization	6
2 LITERATURE REVIEW	7
2.1 A Review of Ideal and Spiral Inductors	7
2.2 Ideal Linear Transformers	9
2.3 Quality Factor of Inductors	12
2.4 Gyrator-C Configuration Active Inductors	13
2.5 Wu Active Inductors	17
2.6 Differential Active Inductors	18
3 CONSTANT-Q ACTIVE INDUCTORS	21
3.1 Mean Quality Factor	21
3.2 Constant-Q Active Inductors	23
4 CMOS ACTIVE TRANSFORMERS	27
4.1 CMOS Linear Active Transformer Circuits and Characterization . .	27
4.1.1 Noise	32
4.1.2 Power Sensitivity.	34
4.2 CMOS Linear Active Transformers with Multiple Windings	37

4.3	Cascode Active Transformer Circuits and Characterization	40
4.3.1	Noise	45
4.3.2	Power Sensitivity	47
4.4	Cascode Active Transformers with Multiple Windings.	49
4.5	Class-AB CMOS Active Transformers.	51
5	APPLICATIONS	53
5.1	2.4 GHz Voltage Controlled Oscillator	53
5.2	2.4 GHz Current-Mode PLL	58
5.2.1	Current-Controlled LC Oscillators with Constant- <i>Q</i> Active Inductors	58
5.2.2	Current-Mode Cascode Active Transformer Loop Filter	59
5.2.3	Phase/Frequency Detector	63
5.2.4	Loop Dynamics in Lock State	63
5.2.5	Simulation Results	65
5.3	Current-Mode Sigma Delta Modulator	69
5.3.1	Current-Mode Oversampled Sigma Delta Modulator	70
5.3.2	Comparator and Sample-and-Hold Circuit	71
5.3.3	Voltage Controlled Oscillator	72
5.3.4	Current-Mode Loop Filter using Cascode Active Transformers	72
5.3.5	Simulation Results	75
5.4	1.6 GHz QPSK Phase Modulator	79
5.4.1	Architecture of QPSK Modulator	79

5.4.2	Voltage Controlled Delay Line.	82
5.4.3	Quadrature Oscillator	82
5.4.4	Multiplexer	83
5.4.5	Simulation Results	85
5.5	Summary	90
6	CONCLUSIONS	91
6.1	Active Inductors and Active Transformers.	91
6.2	Future Work in CMOS Active Inductors.	94
References		95

LIST OF FIGURES

1.1 (a) 8 nH Spiral inductor. (b) An equivalent 8 nH active inductor.	2
2.1 Ideal inductor	7
2.2 Bodé plot of ideal inductors.	7
2.3 Lumped equivalent circuit of CMOS spiral inductors.	8
2.4 Bodé plots of CMOS spiral inductors.	9
2.5 Symbol of ideal linear transformers.	9
2.6 Lumped equivalent circuit of spiral transformers.	11
2.7 Gyrator-C active inductors.	13
2.8 Equivalent circuit of single-ended gyrator-C active inductors. . . .	14
2.9 Bodé plot of the input impedance of gyrator-C active inductors. .	16
2.10 Wu current reuse active inductors. (a) PMOS and (b) NMOS configurations shown. Circuit parameters for simulation: $W_1 = 30\mu\text{m}$, $W_2 = 30\mu\text{m}$, $L = 0.18\mu\text{m}$ for all transistors.	17
2.11 Small signal equivalent circuit of Wu active inductors.	18
2.12 Simulated inductance of NMOS Wu current reuse active inductors.	19
2.13 Differential active inductors. Circuit parameters : $W_1 = 100\mu\text{m}$, $W_2 = 100\mu\text{m}$, $W_3 = 30\mu\text{m}$, $W_4 = 30\mu\text{m}$, $W_5 = 60\mu\text{m}$, $W_6 = 100\mu\text{m}$, $W_7 = 100\mu\text{m}$, $W_8 = 30\mu\text{m}$, $W_9 = 30\mu\text{m}$, $W_{10} = 60\mu\text{m}$, $L = 0.18\mu\text{m}$ for all transistors.	19
2.14 Inductance of differential floating active inductors.	20

3.1	Wu current reuse active inductors. (a) PMOS and (b) NMOS configurations shown. Circuit parameters for simulation: $W_1 = 30\mu\text{m}$, $W_2 = 30\mu\text{m}$, $L = 0.18\mu\text{m}$ for all transistors.	21
3.2	Dependence of the quality factor of Wu's active inductors on its input current at 2.4 GHz.	23
3.3	(a) Wu's current reuse active inductors. (b) Proposed constant- Q active inductor. Circuit parameters : $J_1 = 400\mu\text{A}$, $J_2 = 3\text{mA}$, $W_1 = 30\mu\text{m}$, $W_2 = 25\mu\text{m}$, $W_3 = 25\mu\text{m}$, $W_4 = 20\mu\text{m}$, $W_5 = 20\mu\text{m}$, $W_6 = 30\mu\text{m}$, $W_7 = 30\mu\text{m}$, $L = 0.18\mu\text{m}$ for all transistors.	24
3.4	Inductance of the proposed constant- Q active inductor.	25
3.5	Dependence of the quality factor of Wu's active inductors and the proposed constant- Q active inductor on their input currents at 2.4 GHz.	26
4.1	(a) Wu's original active inductors. (b) Proposed unidirectional single-winding linear active transformers. Circuit parameters for simulations : $W_1 = 45\mu\text{m}$, $W_2 = 50\mu\text{m}$, $W_3 = 50\mu\text{m}$, $W_4 = 50\mu\text{m}$, $W_5 = 40\mu\text{m}$. $L = 0.18\mu\text{m}$ for all transistors.	28
4.2	Self inductance of the proposed CMOS linear active transformer. .	30
4.3	Mutual inductance of the proposed CMOS linear active transformer.	31
4.4	DC coupling of the proposed CMOS linear active transformer from primary to secondary winding.	31
4.5	(a) Equivalent circuit of linear active transformers with noise sources shown. (b) Referred noise-voltage and noise-current generators. .	33

4.6	Equivalent circuit of linear active transformers with V_{DD} fluctuations shown.	34
4.7	Die photo of CMOS linear active transformer in TSMC CMOS 0.18 μm technology.	36
4.8	Unidirectional CMOS linear active transformers with multiple windings.	38
4.9	Bidirectional linear active transformers with single winding. Circuit parameters for simulations : $W_1 = 40\mu\text{m}$, $W_2 = 45\mu\text{m}$, $W_3 = 20\mu\text{m}$, $W_4 = 50\mu\text{m}$, $W_5 = 45\mu\text{m}$, $W_6 = 20\mu\text{m}$, $J = 550\mu\text{A}$. . .	39
4.10	Self and mutual inductance of bidirectional CMOS linear active transformer.	39
4.11	CMOS cascode active transformer. PMOS configuration shown. Circuit parameters for simulations: all transistors $W = 50\mu\text{m}$, $L = 0.18\mu\text{m}$	41
4.12	Small-signal equivalent circuit of the secondary winding of the proposed active transformer.	42
4.13	Inductance of cascode active transformers.	45
4.14	Noise equivalent circuit of cascode active transformers.	47
4.15	Cascode active transformers with one primary winding and multiple secondary windings.	49
4.16	Cascode active transformers with multiple primary windings and one secondary winding.	50
4.17	Bidirectional cascode active transformer.	50
4.18	Class AB CMOS active transformer. All device length is 180nm, widths are as shown.	51

4.19	Self and mutual inductance of the proposed Class AB CMOS active transformer.	52
4.20	Input impedance and trans-impedance of class AB CMOS active transformer.	52
5.1	(a) Wu active inductor oscillator. (b) Linear active transformer oscillator. (c) Class AB active transformer oscillator. (d) Spiral inductor oscillator. (e) Constant- <i>Q</i> active inductor oscillator. Device dimensions are as shown. $L = 0.18$ for all devices.	54
5.2	Input transconductor.	55
5.3	Phase noise of active inductor oscillators and spiral oscillators. AT-Linear active transformer, CQ-Constant- <i>Q</i> , Wu-Wu active inductor, Spiral-Spiral Inductor, AB-Class AB active transformer.	56
5.4	Tuning ranges of active inductor oscillators and spiral oscillator. AT Linear active transformer, CQ-Constant- <i>Q</i> , Wu-Wu active inductor, Spiral-Spiral Inductor, AB-Class AB active transformer.	57
5.5	Current-Mode PLL with constant- <i>Q</i> CCO and cascode active transformer loop filter.	58
5.6	Constant- <i>Q</i> Current-controlled oscillator. Switching transistor size: $W = 60\mu\text{m}$, $L = 0.18\mu\text{m}$	59
5.7	Phase noise of 2.4 GHz Constant- <i>Q</i> oscillator at process corners. Note: The CCO was retuned to 2.4GHz at each corner.	60
5.8	Phase noise of 2.4 GHz Constant- <i>Q</i> oscillator with varying temperature. Note: The CCO was retuned to 2.4GHz at each temperature.	61

5.9 Phase noise of 2.4 GHz Constant- <i>Q</i> oscillator with VDD supply fluctuations. Note: The CCO was retuned to 2.4GHz at each supply voltage.	62
5.10 Current-mode transformer loop filter.	62
5.11 Current-mode loop filter. $V_{b1} = 0.8V$, $R = 7K\Omega$, $W_1 = 50\mu m$, $W_2 = 50\mu m$, $W_3 = 100\mu m$, $W_4 = 40\mu m$, $W_5 = 50\mu m$, $W_6 = 1\mu m$, $W_7 = 1\mu m$, $L_1 = 0.18\mu m$, $L_2 = 0.18\mu m$, $L_3 = 0.18\mu m$, $L_4 = 0.18\mu m$, $L_5 = 0.18\mu m$, $L_6 = 10\mu m$, $L_7 = 10\mu m$	63
5.12 Simulated dependence of the loop filter bandwidth on VDD supply voltage.	64
5.13 Simulated loop filter bandwidth at process corners.	65
5.14 D-Flipflop phase/frequency detector. $W_1 = 1\mu m$, $W_2 = 4\mu m$, $W_3 = 4\mu m$, $W_4 = 4\mu m$, $W_5 = 1\mu m$, $W_6 = 8\mu m$, $W_7 = 2\mu m$, $W_8 = 1\mu m$, $L = 0.18\mu m$ for all transistors.	66
5.15 Block diagram with noise sources of the PLL in lock state.	66
5.16 Simulated control current of the PLL.	67
5.17 Simulated phase noise of the PLL.	68
5.18 Layout of the proposed PLL.	68
5.19 Block diagram of standard 1st order sigma-delta modulator.	70
5.20 Current-mode comparator. Circuit parameters : $W_1 = 30\mu m$, $W_2 = 30\mu m$, $W_3 = 30\mu m$, $W_4 = 30\mu m$, $W_5 = 5\mu m$, $W_6 = 5\mu m$, $W_7 = 50\mu m$, $W_8 = 40\mu m$, $W_9 = 5\mu m$, $W_{10} = 5\mu m$, $L = 0.18\mu m$ for all transistors.	71

5.21 Current-mode DAC circuit. Circuit parameters : $W_1 = 0.5\mu\text{m}$, $W_2 = 2\mu\text{m}$, $W_3 = 8\mu\text{m}$, $L_1 = 0.3\mu\text{m}$, $L_2 = 0.18\mu\text{m}$, $L_3 = 1\mu\text{m}$, all 3 stages have the same dimensions.	72
5.22 Input current of ADC vs. output current of DAC in open loop configuration.	73
5.23 (a) 4 stage ring VCO. (b) VCO delay cell. Circuit parameters: $W_1 = 5\mu\text{m}$, $W_2 = 5\mu\text{m}$, $W_3 = 3\mu\text{m}$, $W_4 = 3\mu\text{m}$, $W_5 = 8\mu\text{m}$, $W_6 = 8\mu\text{m}$, $L_1 = 0.3\mu\text{m}$, $L_2 = 0.3\mu\text{m}$, $L_3 = 0.5\mu\text{m}$, $L_4 = 0.5\mu\text{m}$, $L_5 = 0.18\mu\text{m}$, $L_6 = 0.18\mu\text{m}$, all 4 stages have the same dimensions.	74
5.24 Current-mode loop filter.	75
5.25 CMOS active transformer current-mode loop filter. Circuit Pa- rameters: $V_{b2} = 0.8\text{V}$, $W_1 = 30\mu\text{m}$, $W_2 = 10\mu\text{m}$, $W_3 = 30\mu\text{m}$, $W_4 = 30\mu\text{m}$, $W_5 = 40\mu\text{m}$, $W_6 = 1\mu\text{m}$, $W_7 = 1\mu\text{m}$, $W_8 = 15\mu\text{m}$, $W_9 = 15\mu\text{m}$, $L_1 = 0.18\mu\text{m}$, $L_2 = 0.18\mu\text{m}$, $L_3 = 0.18\mu\text{m}$, $L_4 =$ $0.18\mu\text{m}$, $L_5 = 0.18\mu\text{m}$, $L_6 = 1\mu\text{m}$, $L_7 = 1\mu\text{m}$, $L_8 = 2\mu\text{m}$, $L_9 = 2\mu\text{m}$.	75
5.26 Simulated dependence of the loop filter bandwidth on VDD supply voltage.	76
5.27 Simulated loop filter bandwidth at process corners.	77
5.28 Simulated dependence of the loop filter bandwidth on temperature. .	77
5.29 Power spectral density at the output of the modulator with a 5 MHz sinusoidal input.	78
5.30 Layout of the proposed current-mode sigma-delta modulator. . . .	78
5.31 Block diagram of proposed QPSK phase modulator.	80
5.32 $x_1(t)$ (optimal) and $x_2(t)$ (worst-case) QPSK data transactions of a 1 Hz carrier.	81

5.33 PSD of $x_1(t)$ and $x_2(t)$	82
5.34 Schematic of delay line. Circuit parameters : Inverters : $W_n = 2\mu\text{m}$, $W_p = 1\mu\text{m}$. Current mirrors : $W_p = 40\mu\text{m}$, $W_n = 20\mu\text{m}$. . .	83
5.35 Delay time of the voltage controlled delay line.	83
5.36 Quadrature oscillator using active transformers. Circuit Parameters: Switching transistors $W_n = 10\mu\text{m}$, $W_p = 20\mu\text{m}$; Stage input transistors : $W_n = 1\mu\text{m}$, $W_p = 1\mu\text{m}$	84
5.37 Multiplexer using active transformers. Circuit parameters : Transmission gates : $W_n = 1\mu\text{m}$, $W_p = 1\mu\text{m}$	84
5.38 Simulated phase noise of quadrature oscillator with $\pm 10\%$ V_{DD} variations (top), at process corners (middle) and total modulator phase noise (bottom).	86
5.39 Simulated PSD of the output of modulator with the best (top) and worst (bottom) modulation transactions.	87
5.40 Dependence of the modulating transaction on the delay-line control voltage.	88
5.41 Die photo of QPSK modulator.	89

LIST OF TABLES

5.1	Comparison of active and spiral inductor VCOs.	53
5.2	Performance of the proposed sigma delta modulator.	76
5.3	Performance of phase modulator.	88

List of Abbreviations

ADC	Analog to Digital Converter
CCO	Current Controlled Oscillator
CMOS	Complementary Metal Oxide Semiconductor
CTM	Capacitor Two Metal
DAC	Digital to Analog Converter
DFF	D-Flip Flop
FFT	Fast Fourier Transform
MOS	Metal Oxide Semiconductor
PLL	Phase-Locked Loop
PSD	Power Spectral Density
QPSK	Quadrature Phase Shift Keying
QVCO	Quadrature Voltage Controlled Oscillator
SNR	Signal to Noise Ratio
TSMC	Taiwan Semiconductor Manufacturing Company
VCDL	Voltage Controlled Delay Line
VCO	Voltage Controlled Oscillator

CHAPTER 1

INTRODUCTION

1.1 Motivation

In analog circuit design the necessity for fabricating passive components on-chip remains critical while the direction and evolution of deep sub-micron CMOS technology continues to be influenced mostly by digitally oriented applications. For this reason special mixed-mode CMOS layers are often employed for the implementation of passive elements such as the CTM metal-to-metal capacitor layer and the low-silicide poly options to implement large valued resistors. One of the more challenging passive elements to implement in CMOS technology are inductors. Inductors are typically constructed on-chip for RF applications and employ a planar spiral structure using the top metal layer. These spiral inductors appear in a variety of geometries including stacked spiral inductors, which contain windings stacked on multiple metal layers to provide a larger inductance than is possible with a single planar spiral structure. CMOS spiral inductors have found a broad range of applications in analog signal processing and RF systems. The effectiveness of these inductors, however, is affected by a number of drawbacks that are intrinsic to their spiral layout and CMOS technologies. These drawbacks include a low quality factor due to the skin-effect induced ohmic loss, a low self-resonant frequency due to the large parasitic capacitance with the substrate, a small and non-tunable inductance due to the planner structure of these inductors,

and the need for a prohibitively large chip area. More recently, CMOS on-chip transformers have appeared in which two spiral or stacked inductors are placed in a configuration that permits magnetic coupling. The use of CMOS spiral transformers for RF applications in power amplifiers and VCOs have emerged recently.[1, 2, 3, 4, 5, 6, 7, 8, 9]. The intrinsic deficiencies of spiral inductors, however, are inherited by these on-chip spiral transformers.




Figure 1.1: (a) 8 nH Spiral inductor. (b) An equivalent 8 nH active inductor.

Active inductors that are synthesized using active devices offer many unique advantages over their passive spiral counterparts including virtually no silicon area requirement, a large and variable inductance, a tunable quality factor, and full compatibility with digitally oriented CMOS technologies. These inductors have been used successfully in many applications where inductors are required,

such as SONET OC-48 optical receivers with 3GHz bandwidth [10], 2.5Gbps optical front-ends [11], VCOs for 4Gbps clock and data recovery [12], 5 GHz VCOs with -81 dBc/Hz phase noise at 500kHz offset [13], low-noise amplifiers with 1 GHz bandwidth and 2~3 dB noise figure [14], optical pre-amplifiers [15], and Gbps serial links [16], to name a few. Active inductors however still have several limitations including a higher level of noise associated with active devices and increased distortion due to their limited dynamic range. Active inductors also exhibit higher levels of power consumption than their passive counterparts. The purpose of this thesis is to improve the distortion and noise performance of CMOS active inductors to a level comparable with that of spiral inductors.

1.2 Contributions

The work in this thesis has made the following contribution in active inductors, specifically:

- A new figure-of-merit called "mean quality factor" is introduced to take into account the large signal behavior of active inductors.
- A new constant- Q active inductor, that offers the advantage of a large and nearly constant quality factor in the presence of a large signal swing.
- CMOS active transformers are proposed.
- High-speed phase-lock loops employing CMOS active transformers and constant- Q active inductor CCOs that provide phase noise comparable to that of phase-locked loops with spiral inductors, tunability and locking performance while occupying only a small silicon area.

- A new sigma-delta modulator employing CMOS active transformers to provide an SNR performance comparable to that of sigma-delta modulators with a passive loop filter while occupying a much smaller silicon area.
- A new active transformer-based QPSK phase modulator that exhibits phase noise comparable to that of QPSK modulators with spiral inductors, and optimizes carrier bandwidth, while occupying only a small silicon area.

The work presented in this thesis has also led to the following publications:

- A. Tang, F. Yuan, and K.L.E. Law,, “A new CMOS QPSK modulator with optimal transaction bandwidth control,” *IEEE Transactions on Circuits and Systems II*, Vol 55. No. 1, pp. 11-15 Jan 2008.
- D. DiClemente, F. Yuan, and A. Tang, “Current-mode phase-locked loops with CMOS active transformers,” *IEEE Transactions on Circuits and Systems II*, Accepted for publication in Jan 2008.
- A. Tang, F. Yuan, and K.L.E. Law,, “Class AB CMOS active transformers with applications in LC oscillators,” *Proc. Int. Symp. on Circuits, Systems and Electronics*, pp. 501-504, Montreal. Aug 2007.
- A. Tang, F. Yuan, and K.L.E. Law,, “Low-noise CMOS active transformer voltage-controlled oscillators,” *Proc. IEEE MWSCAS*, pp. 1441-1444, Montreal. Aug 2007.
- D. DiClemente, F. Yuan, and A. Tang, “CMOS active transformer current-mode phase-locked loops,” *Proc. IEEE MWSCAS*, pp. 1528-1531, Montreal. Aug 2007.

- A. Tang, F. Yuan, and K.L.E. Law,, “A New WiMAX Sigma-Delta Modulator with Constant-Q Active Inductors,” *Proc. IEEE International Symposium Circuits and Systems 2008*, Accepted for publication in Jan. 2008. Seattle.
- A. Tang, F. Yuan, and K.L.E. Law,, “A new CMOS BPSK modulator with optimal transaction bandwidth control,” *IEEE Int. Symp. Circuits and Systems*, pp 2550-2553, New Orleans. May 2007.
- A. Tang, F. Yuan, and K.L.E. Law,, “3-5 GHz Active Inductor Oversampling Sigma Delta Modulator for WiMAX Applications,” *CMC Microsystems Symposium 2007* Ottawa Ontario. Oct. 2007.
- A. Tang, F. Yuan, and K.L.E. Law,, “CMOS binary phase modulator with active transformers,” *CMC Microsystems Symposium 2006* Ottawa Ontario. Nov. 2007.
- A. Tang, F. Yuan, and K.L.E. Law,, “A Low Phase-Noise Current-Mode Phase-Locked Loop with Constant-Q Active Inductor CCO and Active Transformer Loop Filter,” *Analog Integrated Circuits and Signal Processing*. Revised in March 2008.
- A. Tang, F. Yuan, and K.L.E. Law,, “A new constant-Q active inductor with applications in low-noise oscillator,” *Analog Integrated Circuits and Signal Processing*. Submitted in Jan 2008.
- A. Tang, F. Yuan, and K.L.E. Law,, “CMOS active transformers and applications,” *Analog Integrated Circuits and Signal Processing*. Submitted in July 2007.

1.3 Organization

The basic characteristics of ideal and on-chip spiral inductors, spiral transformers and published work on active inductors in particular, the Wu gyrator-C active inductor, and differential active inductor are briefly reviewed in chapter 2. A new method of quantifying the performance of active inductors with a figure-of-merit called "mean quality factor" and CMOS constant-*Q* active inductors are proposed in chapter 3. CMOS active transformers are proposed in chapter 4. Four applications are presented in chapter 5, including a 2.4 GHz VCO with -119.5dBc/Hz phase noise, a 2.4 GHz current-mode phase-lock loop with -116dBc/Hz phase noise and 80ns lock time, a 5 MHz 100X oversampled current-mode sigma-delta modulator with 50dB dynamic range and 65dB SNR, and a 1.6 GHz QPSK phase modulator with -101dBc/Hz phase noise. The thesis is concluded and future work is commented on in chapter 6.

CHAPTER 2

LITERATURE REVIEW

2.1 A Review of Ideal and Spiral Inductors




Figure 2.1: Ideal inductor.

Fig.2.1 shows the symbol of an ideal inductor with inductance L . The voltage V_L is related to the current I_L by $V_L = L \frac{dI_L}{dt}$. In the sinusoidal steady state this can be expressed as $v_L = j\omega L i_L$. The Bodé plots of the ideal inductor are shown in Fig.2.2.




Figure 2.2: Bodé plot of ideal inductors.

Currently the best on-chip implementation of inductors are spiral inductors

that employ a planar spiral structure using the top metal layer. The top metal layer is chosen to maximize the distance from the substrate, minimizing the parasitic shunt capacitance. Spiral inductors also contain a small inter-winding capacitance because of their planar structure, and a series resistance due to skin effect-induced losses and the sheet resistance of the metal layer itself. Fig.2.3 shows the lumped circuit model of CMOS spiral inductors[17]. In this model L is the effective inductance, R_{sub} models the losses due to the close proximity of the substrate, R_{wind} models the ohmic losses due to the skin effect and sheet resistance, C_{sub1} and C_{sub2} model the capacitance to the substrate, and C_{wind} models the inter-winding capacitance.




Figure 2.3: Lumped equivalent circuit of CMOS spiral inductors.

Fig.2.4 shows the Bodé plot for the spiral inductor model. The impedance contribution from C_{wind} is small compared with that from C_{sub} and can be neglected. As R_{wind} is dominated by the skin effect loss its contribution to the impedance remains small at low frequencies, allowing the spiral to follow the behavior of the ideal inductor in the low frequency range. The spiral self resonates with the parasitic capacitances at frequency ω_o , and beyond this frequency range provides a capacitive behavior as the poles generated by C_{sub1} and C_{sub2} dominate the impedance.




Figure 2.4: Bodé plots of CMOS spiral inductors.

2.2 Ideal Linear Transformers




Figure 2.5: Symbol of ideal linear transformers.

An ideal linear transformer with its symbol shown in Fig.2.5 consists of a primary winding and a secondary winding, both wound on the same magnetic core. Each winding itself is an inductor. The magnetic core allows the magnetic flux of the two inductors to be shared, enabling a current passing through one winding to affect the voltage of the other. In the frequency domain the terminal voltages of linear transformers are quantified by

$$\begin{aligned} V_1 &= sL_{11}I_1 + sM_{12}I_2, \\ V_2 &= sL_{22}I_2 + sM_{21}I_1, \end{aligned} \tag{2.1}$$

where L_{11} and L_{22} are the self-inductance of the primary and that of the secondary windings, respectively, M_{21} and M_{12} are the mutual inductance from the primary winding to the secondary winding and that from the secondary winding to the primary winding, respectively, V_1 and I_1 , V_2 and I_2 are the voltage and current of the primary and those of the secondary windings, respectively. The mutual inductance M_{21} can also be expressed in terms of a coupling coefficient K_{21}

$$M_{21} = K_{21} \sqrt{(L_{11})(L_{22})}. \quad (2.2)$$

Similarly M_{12} is given by

$$M_{12} = K_{12} \sqrt{(L_{11})(L_{22})}. \quad (2.3)$$

CMOS spiral transformers inherit the same self-resonance and ohmic loss characteristics of spiral inductors when implemented in CMOS technology due to their planar structure and proximity to the substrate. Fig.2.6 shows the lumped equivalent circuit model commonly used for spiral transformers. In this model L_1 and L_2 are the self-inductances, R_{sub} is the loss due to the close proximity with the substrate, R_{wind1} and R_{wind2} model the ohmic losses due to the skin effect and sheet resistance of the primary and secondary windings respectively, C_{sub1} and C_{sub2} model the capacitances to the substrate, C_{wind1} and C_{wind2} model the inter-winding capacitances, C models the capacitance between primary and secondary windings, M_{12} and M_{21} model the mutual inductances, and R_{c12} and R_{c21} model the coupling losses of the transformer. The Bodé plots of the transimpedance of the spiral transformer are the same as those for the impedance of spiral inductors

given in Fig.2.4.




Figure 2.6: Lumped equivalent circuit of spiral transformers.

2.3 Quality Factor of Inductors

Quality factor is a parameter that describes the behavior of RLC circuits and can be computed using several definitions. For band-pass filters, the definition of quality factor Q_{BPF} relates the half-power bandwidth ω_{3dB} to the center frequency ω_o of the filter,

$$Q_{BPF} = \frac{\omega_o}{\omega_{3dB}}. \quad (2.4)$$

This definition does not apply to situations where a bandpass characteristic is not present. In these situations the quality factor Q is defined as

$$Q = \frac{E_{stored}}{E_{dissipated}}, \quad (2.5)$$

where E_{stored} and $E_{dissipated}$ are the energy stored and dissipated per cycle. For a passive circuit with input impedance $Z(j\omega)$ this can be expressed as

$$Q = \frac{Im[Z(j\omega)]}{Re[Z(j\omega)]}, \quad (2.6)$$

where $Im[]$ and $Re[]$ denote the mathematical operation of extracting the imaginary and real components of an expression respectively. Applying this expression to a non ideal-inductor with a series resistance R_s and inductance L , the Q of the inductor can be given by

$$Q_{ind} = \frac{\omega L}{R_s}. \quad (2.7)$$

In applications where the phase selectivity of the circuit is most important such as oscillators where the phase sensitivity affects phase noise performance, the quality factor is usually expressed as the rate of the change of phase $\phi(j\omega)$ with respect to frequency[17]

$$Q(\omega) = \frac{\omega_o}{2} \frac{\partial \phi(\omega)}{\partial \omega}. \quad (2.8)$$

2.4 Gyrator-C Configuration Active Inductors

The most common configuration of active inductors is the gyrator-C configuration, which consists of two trans-conductors known as gyrators connected back-to-back with a capacitive load, as shown in Fig.2.7.




Figure 2.7: Gyrator-C active inductors.

With ideal gyrators whose input impedance assumed to be infinite we can obtain the KCL expressions at nodes 1 and 2

$$\begin{aligned} -I_{in} - g_{m1}V_2 + G_2V_1 + sC_2V_1 &= 0 \\ -g_{m2}V_1 + G_1V_2 + sC_1V_2 &= 0. \end{aligned} \quad (2.9)$$

where V_1 and V_2 are the voltages at nodes 1 and 2 respectively and I_{in} is the current entering the port at node 1. Isolating $\frac{I_{in}}{V_1}$ in (2.9) we obtain the conductance at the port of the active inductor,

$$\frac{I_{in}}{V_1} = sC_2 + G_2 + \frac{1}{s\frac{C_1}{g_{m1}g_{m2}} + \frac{G_1}{g_{m1}g_{m2}}}. \quad (2.10)$$

The passive circuit shown in Fig.2.8 has an input of conductance

$$\frac{I_{in}}{V_{in}} = sC + G + \frac{1}{sL + R_s}. \quad (2.11)$$




Figure 2.8: Equivalent circuit of single-ended gyrator-C active inductors.

Noting the similar structure of (2.10) and (2.11), we can equate the circuit parameters and obtain an equivalent circuit,

$$\begin{aligned}
R_p &= \frac{1}{G_2}, \\
C &= C_2, \\
R_s &= \frac{G_1}{g_{m1}g_{m2}}, \\
L &= \frac{C_1}{g_{m1}g_{m2}}.
\end{aligned} \tag{2.12}$$

Assuming that $R_p \gg R_s$ and considering the impedance of the active inductor in terms of the equivalent circuit parameters we can invert (2.11) and obtain

$$Z(s) = \frac{R_s}{C_p L} \frac{s \frac{L}{R_s} + 1}{s^2 + s(\frac{1}{C_p R_p} + \frac{R_s}{L}) + \frac{R_p + R_s}{C_p L R_p}}. \tag{2.13}$$

Extracting the poles of the input impedance provides the resonant frequency located at $\omega_o \approx \frac{1}{\sqrt{C_p L}}$. $Z(s)$, the input impedance also contains a zero at $\omega_Z = \frac{R_s}{L}$, providing the lower bound for the frequency range of the active inductor. This suggests the input impedance is resistive for $\omega < \omega_z$, inductive for $\omega_z < \omega < \omega_o$ and capacitive for frequencies $\omega > \omega_o$. Fig.2.9 shows the Bodé plots of the input impedance of the active inductor with the resistive, inductive, and capacitive regions identified.




Figure 2.9: Bodé plot of the input impedance of gyrator-C active inductors.

2.5 Wu Active Inductors




Figure 2.10: Wu current reuse active inductors. (a) PMOS and (b) NMOS configurations shown. Circuit parameters for simulation: $W_1 = 30\mu\text{m}$, $W_2 = 30\mu\text{m}$, $L = 0.18\mu\text{m}$ for all transistors.

One of the widely used active inductors are the Wu current reuse active inductors [18] shown in Fig.2.10 with both PMOS and NMOS configurations. Wu active inductors are of gyrator-C configuration and employ a common source amplifier M1 and common gate amplifier M2 to form trans-conductors, and rely on the intrinsic gate to source capacitance of MOS devices to form the capacitive load. Current source J_2 boosts the trans-conductance of the common source stage to increase the quality factor of the active inductor. Fig.2.11 shows the small signal equivalent circuit of the Wu active inductor. Writing the KCL expressions at nodes 1 and 2 we obtain

$$I_{in} = g_{o2}(V_1 - V_2) + g_{o1}V_1 + g_{m2}V_1 + g_{m1}V_2 + V_1 s C_{gs2}, \quad (2.14)$$

$$0 = g_{o2}(V_2 - V_1) - g_{m2}V_1 + s C_{gs1}V_2.$$

Again isolating $\frac{I_{in}}{V_1}$ and using (2.10), the gyrator-C equivalent circuit parameters for Wu inductors can be found: $C = C_{gs2}$, $R_p = \frac{1}{g_{m2}}$, $L = \frac{C_{gs1}}{g_{m1}g_{m2}}$ and $R_s = \frac{g_{o1}+g_{o2}}{g_{m1}g_{m2}}$. Extracting the self resonant frequency of Wu active inductors from




Figure 2.11: Small signal equivalent circuit of Wu active inductors.

these parameters we obtain $\omega_o = \frac{g_{m1}g_{m2}}{C_{gs1}C_{gs2}}$. The simulated inductance of Wu active inductors is shown in Fig.2.12. As both transistors are biased in saturation with identical dimensions and biasing, $C_{gs1} = C_{gs2} = C_{gs}$, $g_{m1} = g_{m2} = g_m$, $g_{o1} = g_{o2} = g_o$ can be assumed. Using the equivalent circuit parameters we can find the input impedance of the Wu active inductor from (2.13),

$$z_{in}(s) = \frac{g_o}{C_{gs}^2 s^2 + s \frac{g_m}{C_{gs}} + \frac{g_o^2}{C_{gs}^2}} \quad (2.15)$$

2.6 Differential Active Inductors

Unlike Wu current reuse active inductors, differential active inductors do not have one terminal of the inductor connected to ground or the supply. Instead, differential active inductors provide two terminal inductors with both terminals accessible as shown in Fig.2.13. Differential active inductors employ current source-loaded differential pairs to form the trans-condutors and rely on the gate to source capacitance of the input pair to provide the capacitive load. Fig.2.14




Figure 2.12: Simulated inductance of NMOS Wu current reuse active inductors.

shows the simulated inductance of the differential active inductor in Fig.2.13.




Figure 2.13: Differential active inductors. Circuit parameters : $W_1 = 100\mu\text{m}$, $W_2 = 100\mu\text{m}$, $W_3 = 30\mu\text{m}$, $W_4 = 30\mu\text{m}$, $W_5 = 60\mu\text{m}$, $W_6 = 100\mu\text{m}$, $W_7 = 100\mu\text{m}$, $W_8 = 30\mu\text{m}$, $W_9 = 30\mu\text{m}$, $W_{10} = 60\mu\text{m}$, $L = 0.18\mu\text{m}$ for all transistors.




Figure 2.14: Inductance of differential floating active inductors.

CHAPTER 3

CONSTANT-Q ACTIVE INDUCTORS

3.1 Mean Quality Factor




Figure 3.1: Wu current reuse active inductors. (a) PMOS and (b) NMOS configurations shown. Circuit parameters for simulation: $W_1 = 30\mu\text{m}$, $W_2 = 30\mu\text{m}$, $L = 0.18\mu\text{m}$ for all transistors.

In this section, a new quantity called *mean quality factor* is introduced to quantify the quality factor of active inductors. Fig.3.1 shows the schematic of the well-known Wu's active inductor [18, 20]. It was shown earlier that the parameters of the RLC equivalent circuit of Wu's active inductor are given by $C_p = C_{gs2}$, $R_p = \frac{1}{g_{m2}}$, $L = \frac{C_{gs1}}{g_{m1}g_{m2}}$, and $R_s = \frac{g_{o1} + g_{o2}}{g_{m1}g_{m2}}$. The inductance L , the parasitic series resistance R_s , and parasitic parallel resistance R_p are functions of g_{m1} and g_{m2} , which are determined by the channel current of M1 and M2. The quality factor given by [21]

$$Q = \left(\frac{\omega L}{R_s}\right) \frac{R_p}{R_p + R_s [1 + (\frac{\omega L}{R_s})^2]} \left[1 - \frac{R_s^2 C_p}{L} - \omega^2 L C_p \right] \quad (3.1)$$

is also greatly affected by g_{m1} and g_{m2} . The channel current of M2, which determines g_{m2} and is given by $J_1 + I_{in}$, is greatly affected by the input current I_{in} , especially when I_{in} is large. As a result, both the inductance and quality factor of the active inductor are strong functions of input current swing. This is evident in Fig.3.2 where the instantaneous quality factor of Wu's active inductor is evaluated at 2.4 GHz using the definition of the quality factor of LC tanks given in (2.8) at each level of the current of the active inductor.

The quality factor of a LC tank with a passive inductor is given by $Q \approx \frac{1}{R_p} \sqrt{\frac{L}{C_p}}$. When the LC tank is placed in a LC oscillator, the quality factor of the oscillator is independent of the current of the inductor. Unlike passive LC tanks, the quality factor of active inductors varies with the swing of their signals. The fact that the instantaneous quality factor of active inductors varies with their signal swing suggests that this *instantaneous quality factor* can not be used as a measure to quantify the performance of LC oscillators employing active inductors. We introduce the *mean quality factor* of active inductors defined as

$$Q_m(\omega_o) = \frac{1}{(I_{max} - I_{min})} \int_{I_{min}}^{I_{max}} Q(\omega_o, J) dJ, \quad (3.2)$$

where I_{min} and I_{max} are the minimum and maximum input currents of the active inductor, $Q(\omega_o, J)$ is the instantaneous quality factor of the active inductor at frequency ω_o , and J is the input current, as a measure to quantify the performance of oscillators with active inductors.




Figure 3.2: Dependence of the quality factor of Wu's active inductors on its input current at 2.4 GHz.


3.2 Constant-Q Active Inductors

In this section CMOS Constant- Q active inductors which provide a nearly constant Q with the presence of a large input signal swing are presented. Constant- Q active inductors have evolved from Wu's original gyrator-C active inductor shown in Fig.3.3a. Fig.3.3b shows the schematic of the proposed constant- Q active inductor consisting of a Wu's active inductor and a current feedback network. Transistor M3 mirrors the current of M2, i.e. $i_{D3} = i_{D2}$. Current source J_2 is set to the maximum input current swing $I_{in,max}$, which results in $i_{D4} = I_{in,max} - i_{D2}$. Current mirrors M4-M5 and M6-M7 have a unity current gain such that $i_{D7} = I_{in,max} - i_{D2}$. M7 injects the negative feedback current i_{D7} to

gain such that $i_{D7} = I_{in,max} - i_{D2}$. M7 injects the negative feedback current i_{D7} to $i_{D4} = I_{in,max} - i_{D2}$. Current mirrors M4-M5 and M6-M7 have a unity current source J_2 is set to the maximum input current swing $I_{in,max}$, which results in transistor M3 mirror the current of M2, i.e. $i_{D3} = i_{D2}$. Current network. Transistor M3 consists of a Wu's active inductor and a current feedback active inductor consisting of a Wu's active inductor and a proposed constant-Q shown in Fig.3.a. Fig.3.b shows the schematic of the proposed constant-Q active inductors have evolved from Wu's original gyrator-C active inductor-Q with the presence of a large input signal swing are presented. Constant-Q with the presence of a large input signal swing are presented. Constant-Q active inductors which provide a nearly constant current at 2.4 GHz.

3.2 Constant-Q Active Inductors

Figure 3.2: Dependence of the quality factor of Wu's active inductors on its input current at 2.4 GHz.



power consumption to 3 times that of the original Wu active induc-tors. A current feedback network which mirrors the large input current increases the current at 2.4 GHz are plotted in Fig. 3.5 to provide a comparison. The use of a current feedback network at 2.4 GHz is shown in Fig. 3.4. The instantaneous quality factor of Wu's active induc-tors and the proposed constant-Q active induc-tance of the proposed active induc-tor is shown in Fig. 3.4. The instantaneous quality factor of the proposed active induc-tor remains unchanged in the presence of a input current swing. The active induc-tor remains both the induc-tance and quality factor of the induc-tor at a constant level, ensuring that both the induc-tance and quality factor of the induc-tor remain unchanged in the presence of a input current swing. The input terminal of the active induc-tor and maintains the drain current of M2 at a constant level, ensuring that both the induc-tance and quality factor of the induc-tor remain unchanged in the presence of a input current swing.

Figure 3.3: (a) Wu's current reuse active induc-tors. (b) Proposed constant-Q active induc-tor. Circuit parameters : $J_1 = 400\mu A$, $J_2 = 3mA$, $W_1 = 30\mu m$, $W_2 = 25\mu m$, $W_3 = 25\mu m$, $W_4 = 20\mu m$, $W_5 = 20\mu m$, $W_6 = 30\mu m$, $W_7 = 30\mu m$, $L = 0.18\mu m$ for all transistors.




Figure 3.4: Inductance of the proposed constant-Q active inductor.





Figure 3.5: Dependence of the quality factor of Wu's active inducitors and the proposed constant-Q active inducitor on their input currents at 2.4 GHz.



terminal S. The coupling from primary to secondary is achieved using a voltage of a primary winding with its terminal P and a secondary winding accessed via the transformer in Fig. 4.1b with both PMOS and NMOS configurations. The transformer consists in $L \approx \frac{g_m}{C_{gs}}$. The schematic of the proposed CMOS linear active transformer is shown in Fig. 4.1b. The active inductor is inductive when $\omega_{z,d} < \omega < \omega_{o,d}$ with the inductance of the active inductor given by $\omega_{z,d} = \frac{C_{gs}}{g_o}$ and $\omega_{o,d} = \frac{C_{gs}}{g_m}$, respectively. The active inductor is inductive when $\omega_{z,d} > \omega > \omega_{o,d}$ with the inductance dimension and biasing. The frequency of the zero and the self-resonant frequency $C_{gs}, g_{m1} = g_{m2} = g_m, g_{o1} = g_{o2} = g_o$ were assumed as all transistors have identical dimensions and biasing. The frequency of the zero and the self-resonant frequency of the active inductor are given by $\omega_{z,d} = \frac{C_{gs}}{g_o}$ and $\omega_{o,d} = \frac{C_{gs}}{g_m}$, respectively.

where C_{gd} and parasitic junction capacitances were neglected and $C_{gs1} = C_{gs2} =$

$$Z_{in}(s) = \frac{g_o}{\frac{s}{C_{gs}} + 1} \frac{\frac{C_{gs}}{g_m} + \frac{C_{gs}}{g_o}}{C^2 s^2 + s \frac{C_{gs}}{g_m} + \frac{C_{gs}}{g_o}}, \quad (4.1)$$

Impedance of Wu's active inductors is given by from Wu's original gyrator-C active inductors shown in Fig. 4.1a. The input in this section, CMOS linear active transformers are proposed which have evolved from Wu's original gyrator-C active inductors shown in Fig. 4.1a. The input

acterization

4.1 CMOS Linear Active Transformer Circuits and Characterization


CMOS ACTIVE TRANSFORMERS

CHAPTER 4

The self-inductance of the primary winding is given by $L_p = \frac{g_m}{C_{qs}}$. The loading effect of the secondary winding via the gate-source capacitance of M_3 increases the self-inductance of the primary winding but lowers its self-resonant frequency. The expression for V_c , the voltage at the coupling node labeled C in Fig.4.1 is obtained by isolating V_2 in (2.15) of the primary winding as $V_2 = V_c$

Figure 4.1: (a) W_L 's original active inductors. (b) Proposed unidirectional single-winding linear active transformers. Circuit parameters for simulations: $W_1 = 45\mu\text{m}$, $W_2 = 50\mu\text{m}$, $W_3 = 50\mu\text{m}$, $W_4 = 50\mu\text{m}$, $W_5 = 40\mu\text{m}$, $L = 0.18\mu\text{m}$ for all transistors.

(a) (b)



gain of the current mirror.

controlled current source link via the gate of M_3 such that there is no direct current path from the primary winding to the secondary winding. It should be noted that the mutual inductance is unidirectional, from the primary winding to the secondary winding. The coupling coefficient, K_{21} is given by $K_{21} = \frac{M_{21}}{M_{11}}$, the

transformer for the NMOS configuration. Fig.4.4 plots the DC coupling from the primary winding to the secondary winding of the proposed linear active from the primary winding to the secondary winding of the proposed linear active

Fig.4.2 shows the self inductance and Fig.4.3 shows the mutual inductance

$$\omega_{z,s} > \omega > \omega_{o,s}. \text{ Note that } \omega_{o,s} > \omega_{o,p}.$$

frequency $\omega_{o,s} = \frac{C_{g_s}}{V_{gm} g_o}$ indicating that the secondary winding is inductive when This expression has a zero at frequency $\omega_{z,s} = \frac{C_{g_s}}{g_o}$ and the self-resonant

$$V_{sec}(s) = \frac{C_{g_s}}{g_o} \frac{s^2 + s C_{g_m} + C_{g_s}}{(s \frac{C_{g_s}}{g_o} + 1) g_m V_c + (s \frac{C_{g_s}}{g_o} + 1) I^2} \quad (4.4)$$

Solving for V_1 we obtain the voltage at the secondary terminal V_{sec} ,

$$I_m = g_o(V_1 - V_2) + g_o V_1 + g_m V_1 + g_m V_2 + V_1 s C_{g_s} + g_m V_c \quad (4.3)$$


$$0 = g_o(V_2 - V_1) - g_m V_1 + s C_{g_s} V_2.$$

current source link from the primary to secondary we have
is controlled by V_c from the primary winding. Adjusting (2.15) to include the
considered in the analysis of the primary winding. The channel current of M_3
tance C_{g_s} , and transconductance g_m . C_{g_s} is in parallel with C_{g_s} and has been
Transistors $M_3 \sim M_4$ have the same output impedance g_o , gate-source capacitance

Note that $g_o \ll g_m$ was utilized in derivation of (4.2).

$$V_c(s) \approx \frac{C_{g_s} s^2 + s \frac{C_{g_s}}{g_m} + \left(\frac{C_{g_s}}{g_m}\right)^2}{I_1} \quad (4.2)$$

Figure A.2: Self inductance of the proposed CMOS linear active transformer.



DC currents.

the NMOS configuration showing that the windings are well isolated for small primary winding to the secondary winding of the proposed active transformer for

primarily to secondary winding.

Figure 4.4: DC coupling of the proposed CMOS linear active transformer from





Figure 4.3: Mutual inductance of the proposed CMOS linear active transformer.



$$\underline{v}_n \approx \frac{g_o}{2} \underline{i}_{n2} + \frac{4g_m}{1} \underline{i}_{n3} + \frac{4g_m}{2} \underline{i}_{n4} + \frac{g_m}{2} \underline{i}_{n5}. \quad (4.7)$$

noise voltage generator is given by,

Following similar procedures, one can show that the value of the input-referred

$$\underline{i}_n \approx \left(\frac{g_m}{2} \right)^2 \left[\frac{4g_o}{\underline{i}_{n1}} + \frac{16}{\underline{i}_{n2}} + \frac{16}{\underline{i}_{n3}} + \frac{4}{\underline{i}_{n4}} + \frac{1}{\underline{i}_{n5}} \right]. \quad (4.6)$$

generator is given by,

be obtained using the conventional approach given in [22]. The noise-current former at the secondary winding terminal, as shown in Fig.4.5. \underline{v}_n and \underline{i}_n can be employed to quantify the overall effect of all the noise sources of the transformer at the input of the primary winding generator \underline{v}_n and a noise-current generator \underline{i}_n at the input of the linear active transformer, a noise-voltage To quantify the total noise of the linear active transformer, a noise-voltage transistor.


is a CMOS process dependent constant, and I_f is the dc biasing current of the where k is the Boltzmann's constant, T is the temperature in degrees Kelvin, K_f

$$\underline{i}_{n,f} = (4kTg_m\gamma + \frac{f}{K_f I_f}) \Delta f, \quad (4.5)$$

noise current source in the channel with its power given by,
The thermal and flicker noise of transistor f are represented by an equivalent

4.1.1 Noise

Figure 4.5: (a) Equivalent circuit of linear active transformers with noise sources shown. (b) Preferred noise-voltage and noise-current generators.




$$\begin{aligned}
 g_m u_3 + g_m(u_{os} + u_2) + g_o(u_{os} - \Delta V_{DD}) + \frac{2}{L} g_o(u_3) &= 0, \\
 -g_m(u_{os} + u_2) + \frac{2}{L} g_o(u_3 - u_{os}) &= 0, \\
 -g_m u_{op} + u_2 - u_2(g_o) &= 0, \\
 g_m u_2 + (u_{op} - \Delta V_{DD})g_o + (u_{op} - u_2)g_o + g_m u_{op} &= 0,
 \end{aligned} \tag{4.8}$$

compute $S_{u^o}^{V_{DD}}$. Writing the KCL for nodes 1, 2, 3 and 4 in Fig. 4.6

holds, the small-signal analysis approach shown in Fig. 4.6 can be employed to performance of active transformers. For practical circuits, because $\Delta V_{DD} \ll V_{DD}$ as $S_{u^o}^{V_{DD}} = \frac{\partial V_{DD}}{\partial u^o}$, quantifies the effect of the variation of the supply voltage on the mathematical mean operation. Power sensitivity, denoted by $S_{u^o}^{V_{DD}}$ and defined ΔV_{DD} , where ΔV_{DD} is a random variable with $E[\Delta V_{DD}] = 0$, where $E[\cdot]$ denotes When switching noise exists, the supply voltage is changed from V_{DD} to $V_{DD} +$

Figure 4.6: Equivalent circuit of linear active transformers with V_{DD} fluctuations shown.



4.1.2 Power Sensitivity.


technology.

The photo of the linear active transformer implemented in TSMC CMOS 0.18 μ m die from primary to secondary winding and is quite small. Fig. 4.7 shows the ΔV_{DD} from primary to secondary of the output impedances g_{o3}, g_{o4} contributed from M3 and M4 are in parallel. The second term represents the contribution of M3 and M4. This is because of the output impedances g_{o3}, g_{o4} contributed from fluctuation. Eq. (4.9) reveals that the secondary winding is more sensitive to supply voltage

$$\begin{aligned}
 \frac{\partial g_o}{\partial Q} &= \frac{\partial g_o}{\partial V_{DD}} + \frac{\partial g_o}{\partial I_D} = \sigma \sigma_A S \\
 \frac{\partial g_o}{\partial Q} &\approx \frac{\partial g_o}{\partial V_{DD}} = \sigma \sigma_A S
 \end{aligned}
 \tag{4.9}$$

and secondary winding terminals, denoted by $S_{o3}^{V_{DD}}$ and $S_{o4}^{V_{DD}}$, can be found and isolating both $\frac{\partial V_{DD}}{\partial Q}$ and $\frac{\partial V_{DD}}{\partial I_D}$ the sensitivities of the voltage of the primary

Figure 4.7: Die photo of CMOS linear active transformer in TSMC CMOS 0.18 μ m technology.




4.2 CMOS Linear Active Transformers with Multiple Windings

ings

Linear active transformers can be constructed with multiple secondary windings as shown in Fig.4.8. The loading effect created by multiple secondary windings contributes to the gate capacitance of M_1 , lowering the self-resonant frequency of the primary winding. Note that the coupling ratio between the primary winding and each secondary winding can be different and tuned by varying the dc bias and condition of the secondary winding or the current mirror dimensions. Active transformer can also be constructed with multiple primary windings and a single secondary winding as shown in Fig.4.8. Linear active transformers can also be constructed in a bidirectional configuration as shown in Fig.4.9. This configuration provides coupling in both directions between the primary and secondary ratios. Fig.4.10 shows the self and mutual inductance of the bidirectional windings. Fig.4.10 shows the self and mutual inductance of the bidirectional windings. Fig.4.10 shows the self and mutual inductance of the bidirectional windings.

configuration.

Figure 4.8: Unidirectional CMOS linear active transformers with multiple windings.



transformer.

Figure 4.10: Self and mutual inductance of bidirectional CMOS linear active





Figure 4.9: Bidirectional linear active transformers with single winding. Circuit parameters for simulations : $W_1 = 40\mu\text{m}$, $W_2 = 45\mu\text{m}$, $W_3 = 20\mu\text{m}$, $W_4 = 50\mu\text{m}$, $W_5 = 45\mu\text{m}$, $W_6 = 20\mu\text{m}$, $J = 550\mu\text{A}$.



ing but lowers its self-resonant frequency. The expression for V_c , the voltage at gate-source capacitance of M_3 , increases the self-inductance of the primary winding earlier. Note that the loading effect of the secondary winding via the sented earlier. The primary winding is identical to Wu's current-reuse active inducitors pre-

This is the same as the linear active transformer discussed earlier. Inductance is unidirectional, from the primary winding to the secondary winding. It should be noted that in the proposed cascade active transformers the mutual at low frequencies [21], where the subindex p identifies the primary winding.

$$(4.10) \quad Z_{in,p} \approx \frac{g_{m1}(gm2r_o)}{1}$$

input impedance seen from the primary winding given by
impedance current mirror between the primary and secondary windings with the both windings can be biased and tuned individually. $M_1 \sim M_3$ form a low input current path from the primary winding to the secondary winding. As a result, controlled current source link via the gate of M_3 such that there is no direct from the primary winding to the secondary winding is achieved using a voltage The primary is realized using Wu's current-reuse active inducitors. The coupling winding with its terminal P and a secondary winding accessed via the terminal S . active transformers is shown in Fig. 4.11. The transformer consists of a primary the linear active transformer. The schematic of the proposed CMOS cascade configuration to improve the supply sensitivity and inductance characteristics of This section proposes CMOS cascade active transformers, which employ a cascade

ization

4.3 Cascade Active Transformer Circuits and Characteristics


Fig. A.12 shows the small-signal equivalent circuit of the secondary winding of the proposed cascade active transformer. As the circuit differs from the original Wu active inductor, it is necessary to develop the basic small-signal expressions. All transistors are biased in the saturation with identical dimension. As a result, $M_{3\sim 5}$ have the same output impedance g_o , gate-source capacitance C_{gs} , and transconductance gm . The C_{gs} of M_3 is parallel with the C_{gs} of M_1 and has been considered in the analysis of the primary winding. The channel current of M_3 is controlled by V_c from the primary winding. Write KCL at nodes 1, 2, and 3 to obtain the primary voltage equation:

Note that $g_0 \ll g_m$ was utilized in derivation of (4.11).

$$V \approx \frac{g_m}{(2C_{gs})^2} \frac{s^2 + s \frac{g_m}{2C_{gs}} + \left(\frac{g_m}{2C_{gs}}\right)^2}{L_1}. \quad (4.11)$$

the coupling node is labeled Q in Fig. 4.11 is obtained by solving the primary windings small signal equivalent circuit. Assuming all transistors have the same dimensions, biasing conditions, and the same transconductance g_m the voltage at the coupling node is given by

Figure 4.11: CMOS cascode active transformer. PMOS conflagration shown. Circuit parameters for simulations: all transistors $W = 50\mu\text{m}$, $L = 0.18\mu\text{m}$.



To simplify analysis, we assume $g_m \ll g_o$. From (4.12)

$$-sC_{gs}V_1 - (g_m + g_o)V_2 + (sC_{gs} + g_o)V_3 = 0. \quad (4.12)$$

and


$$-(g_m + 2g_o)V_1 + (sC_{gs} + g_m + g_o)V_2 - (g_m - g_o)V_3 = I_2,$$

$$(sC_{gs} + g_m + 2g_o)V_1 - g_oV_2 - (sC_{gs} + g_m)V_3 = -g_mV_o.$$

3

posed active transformer.

Figure 4.12: Small-signal equivalent circuit of the secondary winding of the pro-



- The expression for V_c was already obtained by solving the primary winding.

Examining (4.17) in detail:

$$(4.17) \quad V_2 = \frac{sC^{g_s} + g_m(s_2 C^{g_s} + sC^{g_s} g_m + g_m g_o)V_c}{sC^{g_s} + g_o} - \frac{g_m(sC^{g_s} + g_o)V_c}{sC^{g_s} + g_o} I_2$$

Solve (4.14) and (4.16) for V_2

$$(4.16) \quad -g_m g_o V_1 + (s_2 C^{g_s} + sC^{g_s} g_m + g_m^2 + g_m g_o)V_2 = (sC^{g_s} + g_o)I_2.$$

Substituting (4.13) into (4.15), we arrive at

$$(4.15) \quad -g_m V_1 + (sC^{g_s} + g_m)V_2 + g_m V_3 = 0.$$

Eq.(4.12) is simplified to

$$(4.14) \quad g_o V_1 - g_m V_2 = -\frac{sC^{g_s} + g_m}{sC^{g_s} + g_o} V_c$$

Substituting (4.13) into (4.12), we arrive at

$$(4.13) \quad V_3 \approx \frac{sC^{g_s} + g_o}{sC^{g_s}} V_1 + \frac{sC^{g_s} + g_o}{sC^{g_s}} V_c$$

$$(4.21) \quad \omega_z = \frac{C_{g_s}}{\beta_0}$$

In this case, the zero is at the frequency

- When $I_2 = 0$, V_2 is solely due to V_c , which comes from the primary winding.

self-resonant frequency as compared with that of the primary winding. because $\beta_0 > g_m$, $\omega_{o,s} < \omega_{o,p}$. The secondary winding has a lower that because $\beta_0 > g_m$, $\omega_{o,s} < \omega_{o,p}$. Note The secondary winding is therefore inductive when $\omega_{z,s} < \omega < \omega_{o,s}$.

$$(4.20) \quad \omega_{o,s} = \sqrt{\frac{C_2}{g_m \beta_0}}$$

and the self-resonant frequency

$$(4.19) \quad \omega_{z,s} = \frac{C_{g_s}}{\beta_0}$$

It has a zero at frequency

$$(4.18) \quad z_{in2} = \frac{s^2 C_{g_s} + s C_{g_s g_m} + g_m \beta_0}{s C_{g_s} + \beta_0}$$

secondary winding is given by


- secondary winding is excited by I_2 . The input impedance looking into the • When $V_c = 0$, i.e. the primary winding is in the dc steady state and the

of the cascade transformer and is given by (4.11).

with its power given by
 transistor j are represented by an equivalent noise current source in the channel
 As in the noise analysis of the linear transformer, the thermal and flicker noise of

4.3.1 Noise

Figure 4.13: Inductance of cascode active transformers.



higher than that of the linear active transformer although the upper frequency limit is lower.
 As seen in Fig.4.13 the inductance of the cascode active transformer is much

$$\omega_p = \frac{C_{ss}}{g_m}. \quad (4.22)$$

and the dominant pole is at

Equations (4.24) and (4.25) yields

$$\underline{v_o} = \left(\frac{g_m}{1 + \frac{g_m}{2 \underline{i_n}} \cdot \underline{i_n}} \right) \underline{i_n}. \quad (4.25)$$

removed is given by

the primary winding terminal and all internal noise sources of the transformer
The output noise measured at the secondary winding with only $\underline{i_n}$ applied to

$$\underline{v_o} = \frac{g_m}{\underline{i_n}} + \left(\frac{g_o}{2 \underline{i_n}} \right) \frac{g_m}{\underline{i_n}} + \frac{g_m}{\underline{i_n}} + \left(\frac{g_o}{2 \underline{i_n}} \right) \frac{g_m}{\underline{i_n}} + \frac{g_m}{\underline{i_n}}. \quad (4.24)$$

Primary winding terminal open-circuited is given by
at the secondary winding due to all the noise sources of the transformer with the
using the conventional approach given in [22]. The output noise power measured
secondary winding terminal, as shown in Fig. 4.14. $\underline{v_o}$ and $\underline{i_n}$ can be obtained
to quantify the overall effect of all the noise sources of the transformer at the
a noise-current generator $\underline{i_n}$ at the input of the primary winding are employed
quantify the total noise of the active transformer, a noise-voltage generator $\underline{v_o}$ and
process dependent constant, and I_f is the dc biasing current of the transistor. To
where k is Boltzmann's constant, T is the temperature in degrees Kelvin, K_f is a


$$\underline{i_n} = (4kT g_m \gamma + \frac{f}{K_f I_f} (\Delta f)) \underline{v_o}. \quad (4.23)$$

as

mathematical mean operation. Power sensitivity, denoted by $S_{V^{DD}}^{V^{DD}}$, and defined ΔV^{DD} , where ΔV^{DD} is a random variable with $E[\Delta V^{DD}] = 0$, where $E[\cdot]$ denotes V^{DD} and V^{DD} + ΔV^{DD} , the supply voltage is changed from V^{DD} and V^{DD} + ΔV^{DD} . When switching noise exists, the supply voltage is changed from V^{DD} and V^{DD} + ΔV^{DD} , where ΔV^{DD} is a random variable with $E[\Delta V^{DD}] = 0$, where $E[\cdot]$ denotes

4.3.2 Power Sensitivity

Figure 4.14: Noise equivalent circuit of cascode active transformers.



both i_n^1 and i_n^2 .

The preceding results reveal that because $g_m \ll g_o$, i_n^1 , i_n^2 , and i_n^5 dominate

$$\frac{u_o}{u_2} = \left(\frac{g_o}{g_m} \right)^2 \cdot \left[\frac{g_m}{i_n^2} (i_n^2 + i_n^3 + i_n^5) + \left(\frac{g_o}{g_m} \right)^2 i_n^4 \right]. \quad (4.28)$$

$$(4.27)$$

$$i_n^2 = i_n^1 + i_n^3 + i_n^5 + \left(\frac{g_o}{g_m} \right)^2 [i_n^2 + i_n^4], \quad (4.26)$$

noise voltage generator is given by

Following similar procedures, one can show that the power of input-referred

which clearly shows the cascade shielding effect of M_3 in the denominator.

$$(4.31) \quad \frac{g_m r_o}{\sigma_{a_s}^2 S} = \sigma_{a_s}^2 S$$

This is due to the cascade shielding effect of M_3 . $S_{a_s}^{V_D}$ can be written as, active transformer where the secondary is more sensitive to supply fluctuation than the secondary winding. This is different behavior than the linear fluctuation than the secondary winding. Eq.(4.30) reveals that the primary winding is more sensitive to supply voltage


$$(4.30) \quad \begin{aligned} \left(\frac{g_m}{g_o} \right)^2 &\approx \frac{\sigma_{a_s}^2 \varnothing}{\sigma_{a_s}^2 Q} = \sigma_{a_s}^2 S \\ \frac{g_m}{g_o} &\approx \frac{\varnothing}{Q} = \sigma_{a_s}^2 S \end{aligned}$$

$S_{a_s}^{V_D}$, respectively, are given by voltage of the primary and secondary winding terminals, denoted by $S_{a_s}^{V_D}$ and shown using the same procedure as in section 4.1.2 that the sensitivities of the small-signal analysis approach can be employed to compute $S_{a_s}^{V_D}$. It can be quantifies the effect of the variation of the supply voltage on the performance of active transformers. For practical circuits, because $\Delta V_D \ll V_D$ holds, the

$$(4.29) \quad \frac{\sigma_{a_s}^2 \varnothing}{\sigma_{a_s}^2 Q} = S_{a_s}^{V_D}$$

Active transformers can also be constructed with multiple primary windings and single secondary winding as shown in Fig. A.16. The cascode active transformer can also be implemented as a bidirectional transformer as shown in

Figure 4.15: Cascode active transformers with one primary winding and multiple secondary windings.



Condition of the secondary winding.

Cascade active transformers can be constructed with multiple secondary windings as shown in Fig. 4.15. The loading effect created by multiple secondary windings contributes to the gate capacitance of M_1 , lowering the self-resonant frequency of the primary winding. Note that the coupling ratio between the primary winding and each secondary winding can be different and tuned by varying the dc biasing

•s.9ui

4.4 Cascode Active Transformers with Multiple Wind-

Figure 4.17: Bidirectional cascode active transformer.




Figure 4.16: Cascade active transformer with multiple primary windings and one secondary winding.





Fig. 4.17 and enable signals to flow in both directions.

to symmetry) and trans-impedance between the primary and secondary windings. Figure 4.18 shows the input impedance of the primary and secondary windings (identical due to symmetry) and the mutual inductance between primary and secondary windings. Figure 4.20 shows the mutual inductance of the primary and secondary windings (identical due to symmetry) and the distortion levels associated with class A linear active transformers. Figure 4.19 shows the self-inductance of the primary and secondary windings (identical due to symmetry) and the distortion levels associated with class AB active transformers. In this section a class AB active transformer is proposed that permits larger output swing without the levels of phase noise as the carrier power will decrease. In this section a class AB active transformer is proposed to provide a linear output again will increase the phase noise. Reducing the swing to provide a linear output again will increase active transformer VCOs when the swing is made large, contributes greatly to than their passive counterparts, particularly the distortion in class A CMOS than active inductors and active transformers suffer from a higher level of distortion levels of phase noise. Reducing the swing to provide a linear output again will increase active transformer VCOs when the swing is made large, contributes greatly to than their passive counterparts, particularly the distortion in class A CMOS


Figure 4.18: Class AB CMOS active transformer. All device length is 180nm, widths are as shown.



4.5 Class-AB CMOS Active Transformers.


transformer.

Figure 4.19: Self and mutual inductance of the proposed Class AB CMOS active transformer.



transformer.

Figure 4.20: Input impedance and trans-impedance of class AB CMOS active



Feature	Wu	Constant-Q	Spiral	AT	Class AB	MOF
Power	23.2mW	37.8mW	8.4mW	22.6mW	25.4mW	680 μ m ²
Area			1440 μ m ²	175000 μ m ²	2140 μ m ²	1720 μ m ²
			36	28	19	23

Table 5.1: Comparison of active and spiral inductor VCOs.

The current I in Fig.5.1 is provided by the same input transconductor structure for each oscillator and is shown in Fig.5.2. The simulations for the tuning range of each oscillator are referred to the transconductor's input voltage.

The current I in Fig.5.1 is provided by the same input transconductor structure for each oscillator and is shown in Fig.5.2. The simulations for the tuning

order effects.

systems with BiM3V3 device models that account for device parasitics and high-
1.8V CMOS technology and analyzed using SpectreRF from Cadence Design
a spiral inductor oscillator. Each oscillator was implemented in TSMC-0.18/ μ m
oscillator, a class AB active transformer oscillator, a constant Q oscillator, and
Fig.5.1, an original Wu active inductor LC oscillator, a linear active transformer
istics of active inductors. Five LC oscillators have been constructed as shown in
LC tank voltage controlled oscillators (VCOs) for RF applications. VCO perfor-
mance is an excellent way of comparing noise and tuning performance character-
The original proposed application of Wu's active inductors was the construction of
istics of active inductors. Five LC oscillators have been constructed as shown in
Fig.5.1, an original Wu active inductor LC oscillator, a linear active transformer
oscillator, a class AB active transformer oscillator, a constant Q oscillator, and
systems with BiM3V3 device models that account for device parasitics and high-
1.8V CMOS technology and analyzed using SpectreRF from Cadence Design
a spiral inductor oscillator. Each oscillator was implemented in TSMC-0.18/ μ m
oscillator, a class AB active transformer oscillator, a constant Q oscillator, and
Fig.5.1, an original Wu active inductor LC oscillator, a linear active transformer
istics of active inductors. Five LC oscillators have been constructed as shown in
LC tank voltage controlled oscillators (VCOs) for RF applications. VCO perfor-
mance is an excellent way of comparing noise and tuning performance character-
The original proposed application of Wu's active inductors was the construction of
istics of active inductors. Five LC oscillators have been constructed as shown in
Fig.5.1, an original Wu active inductor LC oscillator, a linear active transformer
oscillator, a class AB active transformer oscillator, a constant Q oscillator, and
systems with BiM3V3 device models that account for device parasitics and high-
1.8V CMOS technology and analyzed using SpectreRF from Cadence Design
a spiral inductor oscillator. Each oscillator was implemented in TSMC-0.18/ μ m
oscillator, a class AB active transformer oscillator, a constant Q oscillator, and
Fig.5.1, an original Wu active inductor LC oscillator, a linear active transformer
istics of active inductors. Five LC oscillators have been constructed as shown in
LC tank voltage controlled oscillators (VCOs) for RF applications. VCO perfor-
mance is an excellent way of comparing noise and tuning performance character-


5.1 2.4 GHz Voltage Controlled Oscillator

APPLICATIONS

CHAPTER 5

The phase noise of the five oscillators is plotted in Fig. 5.3. The spiral inductor clearly provides the best phase noise performance, as it is a passive device with no internal noise sources. The constant-Q active inductor oscillator is the quietest

Figure 5.1: (a) Wu active inductor oscillator. (b) Linear active transformer oscillator. (c) Class AB active transformer oscillator. (d) Spiral inductor oscillator. (e) Constant-Q active inductor oscillator. Device dimensions are as shown. $L = 0.18$ for all devices.



is much higher.

Table 5.1 compares the power consumption, silicon area and mean quality factor of the five oscillators. While the constant-Q oscillator does provide the best phase noise performance of the active inductors, its power consumption of the five oscillators. The tuning range for each of the five oscillators is plotted in Fig.5.4. The spiral inductor due to its fixed inductance is tuned with a CMOS varactor and has a poor frequency range limited to the 2.4 GHz band. The active inductor based oscillators are all tunable from the 500MHz range to the 2.4 GHz range.

The tuning range for each of the five oscillators is plotted in Fig.5.4. The phase noise of -93 dBc/Hz at 1 MHz offset from the carrier. The original Wu active inductor oscillator is the noisiest of the oscillators with a phase noise of -93 dBc/Hz at 1 MHz offset from the carrier. The linear active transformer has a phase noise of -113.7 dBc/Hz while the class AB active transformer exhibits a phase noise of -107 dBc/Hz while the class AB active transformer has a phase noise of -119.5 dBc/Hz at 1 MHz offset from the carrier. The linear active transformer exhibits a phase noise of -119.5 dBc/Hz at 1 MHz offset from the carrier.

Figure 5.2: Input transconductor.




Figure 5.3: Phase noise of active inductor oscillators and spiral oscillators. AT-Linear active transformer, AB-Class AB active transformer, CO-Constant-Q, Wu-Wu active inductor, Spiral-Spiral Inductor, AB-Class AB active transformer.





Figure 5.4: Tuning ranges of active inductor oscillators and spiral oscillator. AT Linear active transformer, CQ-Constant-Q, Wu-Wu active inductor, Spiral-Spiral Inductor, AB-Class AB active transformer.




The constant- Q active inductor is employed in the 2.4 GHz LC current-controlled oscillator as shown in Fig. 5.6, and analyzed using SpectreRF from Cadence Design Systems with BSIM3V3 device models that account for device parasitics and high-order effects. Fig. 5.7 plots the phase noise of the CCO at the four primary frequencies with constant- Q active inductors.

ductors

5.2.1 Current-Controlled LC Oscillators with Constant- Q Active In-

Figure 5.5: Current-Mode PLL with constant- Q CCO and cascode active transformer loop filter.



small silicon area.


One of the main drawbacks of voltage-mode PLLs which employ LC oscillators is the need for large spiral inductors to provide low phase noise operation. Voltage-mode PLLs also require large capacitors in the loop filter to effectively suppress high-frequency components present on the control line [23, 24]. This application of CMOS cascode active transformers and constant- Q active inductors proposes a new PLL which employs CMOS cascode active transformer current-mode loop filters with configuration shown in Fig. 5.5 combined with the constant- Q CCO presented in chapter 3. The current-mode loop filter is constructed using an active transformer with multiple primary primary windings and a single secondary winding. The large tunable self-inductance of the primary windings of the active transformer enables the loop filter to have a low cut-off frequency while occupying only a small silicon area.

5.2 2.4 GHz Current-Mode PLL

winding of a transformer, as shown in Fig. 5.10. For current-mode circuits, the pass filter can be constructed by connecting a resistor in series with the primary constant output voltage is the objective. A transformer-based current-mode low-current is required. This differs from voltage-mode filtering where sustaining a current-mode filtering is widely used in power electronics where a constant output current-mode filtering is widely used in power electronics where a constant output

5.2.2 Current-Mode Cascode Active Transformer Loop Filter

Figure 5.6: Constant-Q Current-controlled oscillator. Switching transistor size: $W = 60\mu m$, $L = 0.18\mu m$



-123.1 dBc/Hz with nominal VDD and process variation at room temperature. The phase noise of the oscillator with the proposed constant-Q active inductor is 10% VDD fluctuations. Note that at each temperature, process corner, and supply voltage, the CCO was re-tuned to 2.4 GHz by adjusting the input current. Figure 5.8 plots the phase noise of the CCO at varying temperatures from 0 to 60 degrees Celsius and Fig. 5.9 shows the phase noise of the oscillator with MOS). Figure 5.8 shows the phase noise of the CCO at varying temperatures from NMOS/Slow-pMOS), SF (Slow-nMOS/Fast-pMOS), and SS (Slow-nMOS/Slow-MOS/Slow-pMOS), namely FF (Fast-nMOS/Fast-pMOS), FS (Fast-cross corners provided by TSMC, namely FF (Fast-nMOS/Fast-pMOS), FS (Fast-

$$\frac{V_m(s)}{I^2(s)} = -\frac{R_1 L_{22} s \left(\frac{R_1 T_{22}}{L_{11} T_{22} - M_{12} M_{21}} \right) + 1}{M_{21}}. \quad (5.2)$$


winding, respectively, we arrive at

to the secondary winding and that from the secondary winding to the primary respectively, M_{21} and M_{12} are the mutual inductance from the primary winding where L_{11} and L_{22} are the self-inductance of the primary and secondary windings,

$$\begin{aligned} V_2(s) &= sL_{22}I^2(s) + sM_{21}I_1(s), \\ V_1(s) &= sL_{11}I_1(s) + sM_{12}I^2(s), \\ V_m(s) &= R_1I_1(s) + V_1(s), \end{aligned} \quad (5.1)$$

load of the secondary winding R_2 is ideally zero, this leads to $V_2(s) = 0$. Because

Note: The CCO was retuned to 2.4GHz at each corner.
Figure 5.7: Phase noise of 2.4 GHz Constant-Q oscillator at process corners.



The inductances of the cascode active transformer are inversely proportional to the transconductance of the gyrators constituting the active inducitors. Nor-

bias voltage V_{BW} to set a desired filter bandwidth within this range.


on the loop filter bandwidth to be compensated for by manually adjusting the V_{DD} fluctuation. This allows the effects of V_{DD} fluctuations and process variation is configurable to values between 100 and 400 MHz at each process corner and process corners in Fig. 5.13. As seen from the plots the bandwidth of the loop filter is tuned, is plotted in Fig. 5.12. The bandwidth of the loop filter is also shown at bandwith of the loop filter with 10% V_{DD} fluctuations as the bias voltage V_{BW} is tuned, is shown in Fig. 5.11. The schematic of the current-mode loop filter is shown in Fig. 5.11.

$$\omega_{-3dB} = \frac{R_1}{L_1} \frac{\left(1 - \frac{M_{12}M_{21}}{L_{11}L_{22}}\right)}{1}. \quad (5.3)$$

It is evident that the filter is a low-pass with its cutoff frequency

ture. Note: The CCO was retuned to 2.4 GHz at each temperature.

Figure 5.8: Phase noise of 2.4 GHz Constant-Q oscillator with varying tempera-



the transistors connected to the primary winding node remain in saturation. the voltage at the input of the transformer to a rather small range, ensuring that capacitance of the primary winding of the active transformer limit the swing of the preceding phase detector is near rail-to-rail, the resistor and the input with a larger inductance. It should be noted that although the output voltage has a large inductance. In this case, an inductive characteristic still exists, except that a larger inductance. Note: The CCO was retuned to 2.4GHz at each supply voltage. Phase noise of 2.4 GHz Constant-Q oscillator with VDD supply fluctuations. Note: The CCO was retuned to 2.4GHz at each supply voltage.

Figure 5.9: Phase noise of 2.4 GHz Constant-Q oscillator with VDD supply





Figure 5.10: Current-mode transformer loop filter.



winding is a CCO whose input impedance is zero ideally, we have $V_2(s) = 0$. Furthermore, $V_2(s) = sL_{22}I_2(s) + sM_{21}I_1(s)$, Because the load of the secondary winding is a CCO whose input impedance is zero ideally, we have $V_2(s) = 0$. For the secondary winding, $V_2(s) = sL_{22}I_2(s) + sM_{21}I_1(s)$, Because the cascade active transformer is uni-directional, $M_{12} = 0$. For the secondary winding, $V_2(s) = sL_{22}I_2(s) + sM_{21}I_1(s)$, Because the cascade active transformer is uni-directional, $M_{12} = 0$. For the secondary winding, $V_2(s) = sL_{22}I_2(s) + sM_{21}I_1(s)$, Because the cascade active transformer is uni-directional, $M_{12} = 0$.

$$(5.4) \quad V_{pd}(s) = RI_1(s) + sL_{11}I_1(s) + sM_{12}I_2(s).$$


From Fig. 5.15, we have

5.2.4 Loop Dynamics in Lock State

The phase/frequency detector is a standard D-Flipflop phase/frequency detector shown in Fig. 5.14 with true-single phase clocking-configured DFFs.

5.2.3 Phase/Frequency Detector

Figure 5.11: Current-mode loop filter. $V_{b1} = 0.8V$, $R = 7k\Omega$, $W_1 = 50\mu m$, $W_2 = 50\mu m$, $W_3 = 100\mu m$, $W_4 = 40\mu m$, $W_5 = 50\mu m$, $W_6 = 1\mu m$, $W_7 = 1\mu m$, $L_1 = 0.18\mu m$, $L_2 = 0.18\mu m$, $L_3 = 0.18\mu m$, $L_4 = 0.18\mu m$, $L_5 = 0.18\mu m$, $L_6 = 10\mu m$, $L_7 = 10\mu m$.



The PLL is type I, and the damping factor ξ can be tuned by varying R with-

$$\begin{aligned} \xi &= \frac{R}{2} \sqrt{\frac{K_{pd} K_{coo} L_{11} M_{21}}{L_{22}}} \\ \omega_n &= \sqrt{\frac{L_{11} L_{22}}{K_{pd} K_{coo} M_{21}}} \end{aligned} \quad (5.7)$$

ω_n and damping factor ξ of the PLL are given by where $\Delta = s^2 L_{11} L_{22} + s R L_{22} + K_{pd} K_{coo} M_{21}$. The loop gain-bandwidth product


$$\Delta = \frac{(s)^\ddagger \Phi}{K_{pd} K_{coo} M_{21}}, \quad (5.6)$$

The phase transfer function of the PLL is given by

$$I_o(s) = \frac{L_{22}(s L_{11} + H)}{M_{21}} V_{pd}(s). \quad (5.5)$$

then noting $I_o(s) = -I_2(s)$, we arrive at

Figure 5.12: Simulated dependence of the loop filter bandwidth on VDD supply voltage.




The 2.4 GHz current-mode PLL with a constant- Q CCO and cascode active transformer loop filter with its building blocks presented earlier was implemented in TSMC-0.18 μ m 1.8V 6-metal CMOS technology. Fig. 5.16 plots the control current of the PLL. The PLL reaches the lock state in 80 ns approximately. The phase noise of the PLL was analyzed using the time-domain behavioral simulation techniques proposed in [25, 26, 27], specifically, (i) the phase noise of the CCO was analyzed using Cadence's SpectreRF with the consideration of the fold-over effect.

5.2.5 Simulation Results

out affecting the loop bandwidth. The higher the self inductions, the smaller the loop bandwidth, the better the suppression of transient disturbances encountered at the input. The larger the mutual inductance, the larger the loop bandwidth, the weaker the suppression of transient disturbances at the input because large M₂₁ will allow these disturbances to couple to the CCO more easily.

Figure 5.13: Simulated loop filter bandwidth at process corners.



Time-domain analysis of the PLL was carried out and a large number of oscillation with delays extracted from its schematic-level SpectreRF simulation results. (iv) its SpectreRF simulation results. (iii) The PFD was modeled using Verilog-AMS series RL network with the inductance, resistance and noise power extracted from series RL network with the inductance, resistance and noise power extracted from mean and unity variance. (ii) The active transformer loop filter is modeled as a timing jitter, together with a normally distributed random generator with zero the PLL, the oscillation period of the CCO was disturbed using the extracted was obtained from its phase noise. In Verilog-AMS time-domain simulation of of the broad-band noise sources. The amplitude of the timing jitter of the CCO

Figure 5.15: Block diagram with noise sources of the PLL in lock state.




Figure 5.14: D-Flipflop phase/frequency detector. $W_1 = 1\mu m$, $W_2 = 4\mu m$, $W_3 = 4\mu m$, $W_4 = 4\mu m$, $W_5 = 1\mu m$, $W_6 = 8\mu m$, $W_7 = 2\mu m$, $W_8 = 1\mu m$, $L = 0.18\mu m$ for all transistors.





Figure 5.16: Simulated control current of the PLL.



perIODS were recorded after the PLL reached the lock state. The phase noise of the PLL was obtained from the FFT analysis of the recorded periods of the CCO with 256K samples and Hamming window using Matlab. The results are shown in Fig.5.17. The phase noise of the PLL is approximately -116 dBc/Hz at 1 MHz. The power consumption of the CCO, the filter, and the PFD is 24.1 mW, 0.138 mW, and 0.864 mW, respectively with a total silicon area of $4600 \mu\text{m}^2$. The frequency offset, higher than that of the CCO alone at the same frequency offset.

Figure 5.18: Layout of the proposed PLL.





Figure 5.17: Simulated phase noise of the PLL.



This application of cascode CMOS active transformers proposes a new current-mode circuit implementation of an oversampled first order sigma-delta modulator for bluetooth baseband applications. Although a first order topology has limited noise-shaping ability it is selected to keep the required silicon area to a minimum. The proposed sigma-delta modulator is a standard 1st order configuration and replaces the passive RC filter with a cascode active transformer based loop filter. This allows the modulator to incorporate the advantages of CMOS active trans-formers including a large and tunable inductance, a large self-resonant frequency, and the need for a negligibly small silicon area. The tunability of the loop filter bandwidth and oscillation frequency of the VCO allow the proposed oversampled sigma-delta modulator to offer a variable noise-shaping characteristic. They also

This application of cascode CMOS active transformer presents a new current-mode sigma delta modulator with extremely small silicon area requirements for blueooth applications. Oversampled sigma-delta modulators emerged recently in analog-to-digital (ADC) and digital-to-analog base-band applications in wireless transceivers. With the continuous increase in base-band data rates of wireless systems, the design of these modulators has become increasingly challenging. High resolution in ADCs for base-band applications is not of a critical concern as most wireless schemes have constant-envelope signals and only require phase and frequency tracking. Oversampled sigma-delta modulators employ either a band-pass or a low-pass filter to form a desired noise shaping characteristic [28, 29, 30, 31, 32, 33, 34]. These filters are usually constructed from passive or active RC networks employing large on-chip capacitors. These loop filters suffer from a number of drawbacks including a fixed bandwidth, a fixed and limited quality factor, and the need for a large silicon area.

5.3 Current-Mode Sigma-Delta Modulator


SNR is predicted to be in the 69 dB range. Note one advantage of current-mode is the number of quantizer bits. For a 4 bit quantizer with 100X oversampling the where K is the order of the loop filter, OSR is the oversampling ratio, and N

$$SNR = 10\log\left[\frac{3\pi}{2}N^2(2K+1)\left(\frac{OSR}{2^{K+1}}\right)^2\right], \quad (5.8)$$

calculated as

The SNR for an ideal sigma delta modulator with n-bit quantizer can be

Figure 5.19: Block diagram of standard 1st order sigma-delta modulator.




100x oversampling operation.

The topology is that of a standard 1st order sigma-delta modulator. The ADC and DAC in this design are a 4-level configuration, to provide 2 outputs bits. The ADC is clocked with a ring oscillator operating at 500 MHz to provide The proposed current-mode sigma-delta modulator is shown in Fig. 5.19. The compensation effectively and so that it can be adjusted to suit a large range of applications. The exclusive use of active devices in the loop filter also allows the enable the tunability of the performance of the entire modulator so that the effect temperature variation, supply voltage fluctuation, and process spread can be

5.3.1 Current-Mode Oversampled Sigma-Delta Modulator

sigma-delta modulator to occupy an extremely small silicon area. The compensation effectively and so that it can be adjusted to suit a large range of applications. The exclusive use of active devices in the loop filter also allows the enable the tunability of the performance of the entire modulator so that the effect temperature variation, supply voltage fluctuation, and process spread can be

Figure 5.20: Current-mode comparator. Circuit parameters : $W_1 = 30\mu m$, $W_2 = 30\mu m$, $W_3 = 30\mu m$, $W_4 = 30\mu m$, $W_5 = 5\mu m$, $W_6 = 5\mu m$, $W_7 = 50\mu m$, $W_8 = 40\mu m$, $W_9 = 5\mu m$, $W_{10} = 5\mu m$, $L = 0.18\mu m$ for all transistors.



The comparator with its schematic shown in Fig.5.20 is a cross-coupled static inverter pair consisting of M1-M4. The latch is first disabled by resetting transistors M7-M8 prior to a comparison operation. Once M7-M8 are off, the input voltage flowing into the drain of M9 and M10. The transmission gate performs the sample-and-hold operation on the output of the comparator and the second inverter restores the signal swing. The ADC consists of three comparators to provide a 4-level quantizer operation. The DC transfer of the quantizer with open loop configuration is shown in Fig. 5.22.

5.3.2 Comparator and Sample-and-Hold Circuit

design is that implementation of a summer circuit is not required as unlike voltage mode circuits, the current contributions of the input and DAC are linearly added at the input node of the loop filter.

frequency given by,

It is evident that the loop filter has a low pass characteristic with the cutoff

$$(5.9) \quad I_{out} = \frac{L_{22}(R + sL_{11})}{M_{21}R}$$


which provides the expression for output current,
 a current mirror which has an input impedance of 0 ideally, we have $V_2(s) = 0$,
 winding $V_2(s) = sL_{22}I_2(s) + sM_{21}I_1(s)$. As the secondary winding is loaded with
 As the active transformer is uni-directional, $M_{12} = 0$, and for the secondary
 The simplified schematic of the current-mode loop filter is shown in Fig.5.24.

5.3.4 Current-Mode Filter using Cascode Active Transformers

The ADC comparators are clocked from a standard ring oscillator with 4 stages as
 shown in Fig.5.23a. The detailed design of each ring stage is shown in Fig.5.23b.

5.3.3 Voltage Controlled Oscillator


Figure 5.21: Current-mode DAC circuit. Circuit parameters : $W_1 = 0.5\mu m$,
 $W_2 = 2\mu m$, $W_3 = 8\mu m$, $L_1 = 0.3\mu m$, $L_2 = 0.18\mu m$, $L_3 = 1\mu m$, all 3 stages have
 the same dimensions.



to be compensated for effectively by manually adjusting the bias voltage V_{BW} to the effects of VDD fluctuations and process variation on the loop filter bandwidth 100 MHz at each process corner, temperature and V_{DD} fluctuation. This allows the plots the bandwidth of the loop filter is configurable to values between 1 and 100 MHz in Fig. 5.27 and varying temperatures in Fig. 5.28. As seen from process corners in Fig. 5.27 and at varying temperatures in Fig. 5.28. As seen from is tuned, is plotted in Fig. 5.26. The bandwidth of the loop filter is also shown at bandwith of the loop filter with 10% V_{DD} fluctuations as the bias voltage V_{BW} bias current sources are replaced with DC biased NMOS current sources. The a symmetrical load implementation of the resistor R. The primary and secondary The detailed schematic of the loop filter is shown in Fig. 5.25. M8 and M9 form

$$\omega_{LP} = \frac{L_{11}}{F} \quad (5.10)$$

Figure 5.22: Input current of ADC vs. output current of DAC in open loop configuration.




inductance.

$g_{ds} < g_m$. In this case, an inductive characteristic still exists, except with a larger in the triode region, they behave as a transistor with its transconductance transistors of the gyrators are biased in saturation. When the transistors are transconductance of the gyrators constituting the active inductors. Normally the transconductances of the active transformer are inversely proportional to the

set a desired filter bandwidth within this range.

all 4 stages have the same dimensions.

Figure 5.23: (a) 4 stage ring VCO. (b) VCO delay cell. Circuit parameters: $L_1 = 0.3\mu m, L_2 = 0.3\mu m, L_3 = 0.5\mu m, L_4 = 0.5\mu m, L_5 = 0.18\mu m, L_6 = 0.18\mu m, W_1 = 5\mu m, W_2 = 5\mu m, W_3 = 3\mu m, W_4 = 3\mu m, W_5 = 8\mu m, W_6 = 8\mu m$, All 4 stages have the same dimensions.



The modulator was implemented in TSMC's 1.8V 0.18 μ m CMOS technology and analyzed using Cadence SpectreRF with BSIM3v3-RF device models. A 5 MHz sinusoidal input of amplitude 400 nA was applied to the modulator. Fig.5.29 shows the power spectral density of the output of the modulator. It was obtained from the FFT analysis of the transient response of the modulator over a 500 μ s period in the steady state. The FFT analysis was performed with 128k samples and a Hamming window. From the plot an SNR of 65 dB is obtained. Also observed from the plot is the noise corner frequency of 20 MHz.

5.3.5 Simulation Results

Figure 5.25: CMOS active transformer current-mode loop filter. Circuit Parameters: $V_{b2} = 0.8V$, $W_1 = 30\mu m$, $W_2 = 10\mu m$, $W_3 = 30\mu m$, $W_4 = 30\mu m$, $W_5 = 40\mu m$, $W_6 = 1\mu m$, $W_7 = 1\mu m$, $W_8 = 15\mu m$, $W_9 = 15\mu m$, $L_1 = 0.18\mu m$, $L_2 = 0.18\mu m$, $L_3 = 0.18\mu m$, $L_4 = 0.18\mu m$, $L_5 = 0.18\mu m$, $L_6 = 1\mu m$, $L_7 = 1\mu m$, $L_8 = 2\mu m$, $L_9 = 2\mu m$.





Figure 5.24: Current-mode loop filter.



Techology	TSMC-0.18 μ m 1.8V CMOS
Sampling frequency	500 MHz
Bandwidth	5 MHz
Oversampling Ratio (OSR)	100
Total Layout Area	7300 μ m ²
Dynamic Range (DR)	50 dB
SNR	65 dB
Power consumption	28 mW

Table 5.2: Performance of the proposed sigma delta modulator.

time of the transient simulation is finite and limited by computational intensity and data size, the resolution is less detailed at lower frequencies. Table 5.2 summarizes the performance of the proposed modulator and Fig. 5.30 shows the layout of the proposed modulator.

Figure 5.26: Simulated dependence of the loop filter bandwidth on VDD supply voltage.




Figure 5.28: Simulated dependence of the loop filter bandwidth on temperature.




Figure 5.27: Simulated loop filter bandwidth at process corners.




Figure 5.30: Layout of the proposed current-mode sigma-delta modulator.





Figure 5.29: Power spectral density at the output of the modulator with a 5 MHz sinusoidal input.



ture oscillator provides the carrier. For blue-tooth compatible operation the phase The block diagram of the proposed modulator is shown in Fig. 5.31. A quadra-

5.4.1 Architecture of QPSK Modulator

using area-geared spiral inductors and transformers. Linear active transformers to provide comparable phase noise performance without specifically, the quadrature oscillator and multiplexer, is realized using CMOS of the modulated carrier is minimized. The implementation of the modulator, by adjusting the modulation phase such that the sharpness of the transactions by adjusting the modulation phase such that the sharpness of the transactions The proposed modulator minimizes the bandwidth of the modulated carrier

control.

formers proposes a new QPSK modulator with an optimal transaction bandwidth the modulated carrier becomes excessive. This application of linear active trans- the existence of sharp transactions in the modulated carrier, the bandwidth of transactions of the carrier may occur at any phase of the carrier [37]. Due to band with DAC, this approach suffers from the drawback that the modulation while providing improved power performance and removing the need for a base- usually selected by a multiplexer driven by an incoming digital stream [35, 36]. In QPSK each symbol represents 1 bit. The phase of the carrier is two bits while in BPSK each symbol represents 1 bit. The phase of the carrier is 180 degree each are two common PSK schemes. In QPSK each symbol represents each and binary PSK (BPSK) where the carrier is shifted in two increments of the carrier generated from an oscillator is shifted in 4 increments of 90 degree modulation schemes in wireless communications. Quadrature PSK (QPSK) in which Phase shift keying (PSK) is one of the most widely used constant envelope mod-

5.4 1.6 GHz QPSK Phase Modulator

where $\text{rect}(t)$ is the unit-pulse function. The power spectral density (PSD) of


$$x_1(t) = -\sin(t)\text{rect}\left(\frac{2\pi}{T} + \frac{\pi}{T}\right) + \sin(t)\text{rect}\left(\frac{2\pi}{T} - \frac{\pi}{T}\right), \quad (5.11)$$

by modulating the carrier at its peaks. $x_1(t)$ can be written as obtained by modulating the carrier at its zero-crossings while $x_2(t)$ is obtained by the two extreme cases of QPSK modulation of a 1-Hz carrier are shown. $x_1(t)$ is the signal bandwidth can be minimized. To illustrate this, consider Fig. 5.32 where a wider power spectral density. By lessening the discontinuity the modulated As frequency is the derivative of phase any phase discontinuity will result in

switching power amplifiers.

critical in this application as blue-tooth transceivers typically employ non-linear at the base-band frequency of up to 1 MHz. Linearity and distortion are not carrier is minimal. The D flip-flops and multiplexer are only required to switch curs at the optimal transmission points at which the bandwidth of the modulated a variable delay line whose input is the output of the oscillator. The sampling occurs in the incoming digital stream (2 bits per symbol). The multiplexer is controlled by a selector selects one of four oscillator outputs in accordance with the logic state of the multiplexer selects one of four oscillator outputs in accordance with the logic state of noise of this oscillator must be under -95dBc/Hz at 500 KHz offset. The multi-

Figure 5.31: Block diagram of proposed QPSK phase modulator.



$S_{x^1}(\omega)$ and $S_{x^2}(\omega)$ are plotted in Fig. 5.33. It is seen that $S_{x^1}(\omega)$ has a smaller

$$S_{x^2}(\omega) = 4\pi^2 \left[\frac{1}{(\omega - 1)^2} + \frac{1}{(\omega + 1)^2} \right]. \quad (5.14)$$

where $u(t)$ is the unit-step function. The PSD of $x_2(t)$, denoted by $S_{x^2}(\omega)$, is given by


$$x_2(t) = \cos(t)[2u(t) - 1], \quad (5.13)$$

$x_2(t)$ can be represented by

$$S_{x^1}(\omega) = 4\pi^2 [\text{sinc}^2(\pi\omega - 1) + \text{sinc}^2(\pi\omega + 1)]. \quad (5.12)$$

$x_1(t)$, denoted by $S_{x^1}(\omega)$ is given by

Figure 5.32: $x_1(t)$ (optimal) and $x_2(t)$ (worst-case) QPSK data transmissions of a 1 Hz carrier.



The schematic of the quadrature oscillator employing two bidirectional single-winding linear active transformers is shown in Fig. 5.36. The connection between


5.4.3 Quadrature Oscillator

of the output voltage of the delay line with different control voltages. The input will be a DC signal, resulting in no distortion. Fig. 5.35 shows the waveform improve signal swing. The linearity of the delay line is not critical as the control static CMOS inverters are employed with one before and one after the VCDL to controlled variable delay. The schematic of the VCDL is shown in Fig. 5.34. Two The VCDL is a 40-stage current-starved CMOS inverter chain with a voltage

5.4.2 Voltage Controlled Delay Line.

the output of the quadrature oscillator occurs at the optimal modulating points. Its bandwidth. The delay of the delay line is adjusted such that the sampling of lower the degree of the sharpness of the modulated carrier waveform, the smaller of the modulated carrier can be minimized by varying the modulating point. The bandwidth as compared with $S_{x^2}(\omega)$. This observation reveals that the bandwidth

Figure 5.33: PSD of $x_1(t)$ and $x_2(t)$.



The multiplexer shown in Fig. 5.37 is a linear active transformer with four primary windings and a single secondary winding. Four transmission gates select which windings are connected to the secondary winding.

5.4.4 Multiplexer

$$Q = \frac{H_s}{L_s} [38].$$

Inductance is made as large as possible at 1.6 GHz, improving the quality factor, stages is coupled using parallel transistors. To minimize the phase noise the

Figure 5.35: Delay time of the voltage controlled delay line.




Figure 5.34: Schematic of delay line. Circuit parameters: Current mirrors: $W^p = 40\mu m$, $W^u = 20\mu m$. Inverters: $W^u = 2\mu m$.




Figure 5.37: Multiplexer using active transformers. Circuit parameters: Transistor gates: $W_n = 1\mu m$, $W_p = 1\mu m$.
 Figure 5.37: Multiplexer using active transformers. Circuit parameters: Transistor gates: $W_n = 1\mu m$, $W_p = 1\mu m$.





Figure 5.36: Quadrature oscillator using active transformers. Circuit Parameters: $W_n = 1\mu m$, $W_p = 1\mu m$.
 Figure 5.36: Quadrature oscillator using active transformers. Circuit Parameters: Switching transistors $W_n = 10\mu m$, $W_p = 20\mu m$; Stage input transistors:



The modulator was implemented in a TSMC's 1.8V 0.18 μ m CMOS technology and analyzed using Cadence SpectreRF with BSIM3v3 device models. A 400 MHz periodic data signal was applied to the input of the modulator. The oscillation frequency of the quadrature oscillator is 1.6 GHz. Fig. 5.38 shows the phase noise versus supply voltage at nominal supply voltage $V_{DD} = 1.8V$ and $\pm 10\%$ of the quadrature oscillator at four process corners provided by TSMC, namely FF (Fast-nMOS/Fast-pMOS), FS (Fast-Slow-nMOS/Slow-pMOS), SF (Slow-nMOS/Fast-pMOS), and SS (Slow-nMOS/Slow-pMOS). The phase noise at the modulator output including contributions from the buffers, multiplexer and delay line is also shown in Fig. 5.38. Most of the noise comes from the multiplexer as the delay line and D flip-flops only contribute noise at base-band frequencies (several MHz).

The PSD of the output voltage of the modulator with the optimal and worst-case modulation transactions is shown in Fig. 5.39. Because the input data is periodic, the PSD of the modulated carrier only contains discrete inter-modulation components at 0.4GHz, 1.2GHz, 2.0GHz, ... within the envelope of the PSD. It is seen that the envelope of the optimal case has a smaller bandwidth as compared with that of the worst case. This agrees with our earlier results.

Fig. 5.40 shows the simulated data transaction at the output of the modulator for three different delay line control voltages. The dependence of the modulating point of the incoming data on the delay line control voltage is evident. Table 5.3 summarizes the performance of the proposed modulator.

The die photo of the modulator is shown in Fig. 5.41.

5.4.5 Simulation Results

Figure 5.38: Simulated phase noise of quadrature oscillator with $\pm 10\%$ V_{DD} variations (top), at process corners (middle) and total modulator phase noise (bottom).





Figure 5.39: Simulated PSD of the output of modulator with the best (top) and worst (bottom) modulation transactions.



Techology	TSMC-0.18/ μ m 1.8V CMOS
Carrier frequency	1.6 GHz
Total Area	3340 μm^2
Power consumption of delay line	18 mW
Power consumption of oscillator	10.8 mW
Power consumption of MUX	2.1 mW
Phase noise of oscillator	-110 dBc/Hz (at 500 KHz freq. offset)
Phase noise of modulator	-101 dBc/Hz (at 500 KHz freq. offset)

Table 5.3: Performance of phase modulator.

Figure 5.40: Dependence of the modulating transaction on the delay-line control voltage.





Figure 5.41: Die photo of QPSK modulator.



Four applications of constant- \bar{Q} active inductors and CMOS active transformers have been presented. The architecture and design of a current-mode phase-locked loop with a constant- \bar{Q} CCO and a CMOS cascode active transformer loop filter has been proposed that offers the advantages of an extremely small silicon area, low sensitivity to supply voltage and process variation, fast locking, and good phase noise performance. The layout of the proposed PLL is shown in Fig. 5.18. A new current-mode sigma delta modulator with CMOS active transformer loop filter for blue-tooth applications has been presented. The modulator uses a current mode DAC and ADC together with an active transformer based loop filter to provide tunable bandwidth while greatly reducing the silicon area required. Simulation results of the modulator implemented in TSMC's 0.18/ μ m 1.8V CMOS technology show the SNR of the modulator is 65 dB with a dynamic range of 50 dB at a 100x oversampling ratio. The total silicon area of the modulator 0.0073 mm². It has been shown both analytically and numerically that the proposed modulator reduces the bandwidth of the modulated carrier by minimizing the degree of sharpness of the waveform of the modulated carrier at transitions. CMOS quadrature oscillator and the 4-to-1 multiplexer. The simulation results of the quadrature active transformers have been utilized in the design of both the 1.6 GHz linear active transformers have been used in the design of both the 1.6 GHz quadrature oscillator and the 4-to-1 multiplexer. The simulation results of the proposed QPSK modulation scheme effectively minimizes the bandwidth of the modulated carrier.

5.5 Summary

pared to spiral inductors.

- Constant-Q active inductors provide a tunable inductance.
 - Constant-Q active inductors require a small amount of silicon area as compared to constant-Q capacitors.

CMOS constant- \bar{Q} active inducitors are:

This thesis has reviewed existing work in gyrotor-C configurations active induc-
tors. The thesis has also proposed a new method of quantifying the performance
of active inducitors with a figure-of-merit called "mean quality factor" that is bet-
ter suited to the large signal behavior of active inducitors. As the quality factor
of active inducitors depends on the biasing conditions the conventional quality
factor cannot effectively quantify their large signal performance. New CMOS
inductors intended for applications where large signal operation is required. Constant-Q
constant-Q active inducitors[39] have been proposed which are an active inductor
intended for applications where large signal operation is required. Constant-Q
active inducitors use current-mode feedback to keep the current flowing into the
active inductor at a nearly constant level, allowing stabilization of the quality
factor in the presence of large signal swings. The key advantages provided by

6.1 Active Inductors and Active Transformers.

CONCLUSIONS

CHAPTER 6

- The proposed VCO offers a large tuning range.

and offers the following advantages:

This thesis has presented four applications of the proposed constant-Q active inductors and CMOS active transformers. The first application presented is a 2.4 GHz voltage-controlled oscillator with -119.5dBc/Hz phase noise at 1 MHz offset and CMOS active transformer with a small silicon area as compared to spiral inductors and CMOS active transformers. The first application presented is a 2.4

- CMOS active transformers are fully compatible with digitally oriented CMOS.

transformers.

- CMOS active transformers require a small silicon area as compared to spiral

inductance.

- CMOS active transformers provide a large and tunable self and mutual

coupling.

- CMOS active transformers are the only active realization of passive coupled

inductance. The key advantages provided by CMOS active transformers are: cascode configuration providing less sensitivity to the supply and a higher come in both a linear configuration which provides a higher frequency limit, the mutual inductance between two active inductors. CMOS active transformers coupled coils. Active transformers use voltage controlled current links to provide transistors[40, 41] which are the active circuit equivalent of two magnetically This thesis has also presented a new family of active inductors, CMOS active

CMOS.

- Constant-Q active inductors are fully compatible with digitally oriented

tain a large quality factor even in large signal operation.

- Constant-Q active inductors unlike other active inductors are able to main-

- allow the modulator to be adjusted to suit a large range of applications.
- The tunability of the loop filter bandwidth and the oscillation frequency

characteristic.

- The tunability of the loop filter bandwidth offers a variable noise-shaping

following advantages:

The third application presented was a 5 MHz 100X oversampled current-mode sigma-delta modulator with 50dB dynamic range and 65dB SNR for blue-tooth applications[39]. The proposed sigma-delta modulator uses a cascode active transformer based loop filter to provide the noise shaping filter and offers the following advantages:

- The proposed PLL occupies a small silicon area.

of the constant-Q CCO.

passive spiral inductor based VCO or CCOs due to the wide tuning range using a CMOS cascode active transformer[42, 43]. The proposed PLL offers the following advantages:

- The proposed PLL provides excellent phase noise performance.

tions.

- The proposed PLL has adjustable bandwidth to suit a variety of applications.

advantages:

In the second application a 2.4 GHz current-mode phase-lock loop with 116dBc/Hz phase noise at 1 MHz offset and 80ns lock time has been proposed using a CMOS constant-Q active inductor CCO and a loop filter employing a CMOS cascode active transformer[42, 43]. The proposed PLL offers the following advantages:

- The proposed VCO requires a small silicon area.

GHz wireless applications.

large tuning bandwidth is required such as ultra-wide-band and possibly even 60 transformer type circuits, making them a candidate for wireless schemes where a wide much larger frequency ranges than is possible with spiral inductor or spiral sigma-delta ADCs, and multiple standard radio. Finally active inductors provide very large numbers of these devices are required such as multi-channel spiral inductors occupy extremely large areas, limiting their use in applications where work in active inductors is also extremely important as CTM capacitors and spirals. Work in active inductors to the levels achievable with passive spiral phase noise of active inductor oscillators to further reduce the noise of active inductors is also extremely important as their passive spiral inductor counterparts. Future work would be to investigate methods to further reduce the noise of the same noise performance as their passive spiral inductor counterparts. As seen in this thesis CMOS active inductors although greatly improved are still

6.2 Future Work in CMOS Active Inductors.

- The QPSK modulator to occupy a small silicon area.

- The exclusive use of active inductors in the QVCO and multiplexer allow

- suitable for bluetooth applications.

- The output of the modulator is a bandwidth optimized QPSK output carrier

advantages of:

quadrate-VCO and multiplexer [44, 45]. The proposed modulator offers the advantages in the output carrier using a CMOS linear active transformer based -10dBc/Hz phase noise at 1 MHz offset which provided optimized phase trans- The final application presented was a 1.6 GHz QPSK phase modulator with

- modulator to occupy a small silicon area.

- The exclusive use of active devices in the loop filter allow the sigma delta

- [1] O. Ghanati, E. Kerherve, J. Begueret, and P. Jarry, "Modeling of integrated monolithic transformers for silicon RF ICs," in Proc. Int'l Conf. Electronics, Circuits and Systems, pp. 137-140, Dec. 2004.
- [2] G. Klemens, M. Ghagat, D. Jessie, and N. Frederick, "Analysis and circuit modeling of on-chip transformer-based feedback CMOS power oscillator," IEEE Electronics Letters, vol. 41, No.3, pp. 135-137, Feb. 2004.
- [3] Y. Xiong, "On-chip transformer-based feedback CMOS power oscillator," IEEE Monolithic Integrated Circuits in RF Syst., pp. 167-170, 2004.
- [4] K. Kwok and H. Lioung, "Ultra-low-voltage high-performance CMOS VCOs using transfer feedback," IEEE J. Solid-State Circuits, vol. 40, No.3, pp. 652-660, Mar. 2005.
- [5] J. Zhou and D. Allstot, "Monolithic transformers and their application in a differential CMOS RF low-noise amplifier," IEEE J. Solid-State Circuits, vol. 33, No. 12, pp. 2020-2027, Dec. 1998.
- [6] J. Jaehning, D. Allée, E. El-Sharawy, T. Aford, N. Yazdi, and D. Allstot, "Monolithic transformers in a five metal CMOS process," in Proc. Int'l Symp. Circuits Syst., vol.2, pp. 807-810, 2002.
- [7] A. Zolaghbari, A. Chan, and B. Razavi, "Stacked inductors and transformers in CMOS technology," IEEE J. Solid-State Circuits, vol. 36, No.4, pp.620-628, Apr. 2001.
- [8] Y. Mayevsky, A. Watson, P. Francis, K. Wang, and A. Weisshaar, "A new compact model for monolithic transformers in silicon-based RFICs," IEEE Microwave and Wireless Components Letters, Vol. 15, No. 6, pp. 419-421, June 2005.
- [9] K. Chong and Y. Xie, "High-performance on-chip transformers," IEEE Electron Device Letters, Vol. 26, No. 8, pp. 557 - 559, Aug. 2005.
- [10] E. Sackinger and W. Fischer, "A 3-GHz 32-DB CMOS limiting amplifier for SONET OC-48 receivers," IEEE J. Solid-State Circuits, vol. 35, No. 12, pp. 1884-1888, Dec. 2000.
- [11] W. Chen and C. Lu, "A 2.5 Gbps CMOS optical receiver analog front-end," in Proc. IEEE Custom Integrated Circuits Conf., pp. 359-362, May 2002.

REFERENCES

- [12] S. Song, S. Park, and H. Yoo, "A 4-Gb/s CMOS clock and data recovery circuit using 1/8-rate clock technique," *IEEE J. Solid-State Circuits*, vol. 38, No. 7, pp. 1213-1219, July 2003.
- [13] H. Xiao and R. Schumann, "A low-voltage low-power CMOS 5GHz oscillator based on active inductors," in *Proc. IEEE Int'l Symp. Circuits Syst.*, vol. 1, pp. 231-234, Sept. 2002.
- [14] K. Sharafat, "2-V, 1-GHz CMOS inductorless LNAs with 2-3 dB NF," in *Proc. Int'l Conf. Microelectronics*, pp. 379-382, Tehran, November 2000.
- [15] B. Sun, F. Yuan, and A. Opat, "A new differential CMOS current-mode pre-amplifier for Gbps data communication," *Analogue Integrated Circuits and Signal Processing*, Vol. 44, No. 3, pp. 191-201, Sept. 2005.
- [16] J. Jiang and F. Yuan, "A new CMOS class AB transmitter for 10 Gbps serial links," *Analogue Integrated Circuits and Signal Processing*, Vol. 47, No. 2, pp. 103-112, May 2006.
- [17] A. Niknejad, "Electromagneticics for High Speed Analog and Digital Communication Circuits," Cambridge, New York, 2007.
- [18] Y. Wu, M. Ismail, and H. Ollsson, "CMOS VHF/RF CCO based on active inductors," *IEEE Electronic Letters*, Vol. 37, No. 8, pp. 472-473, April 2001.
- [19] A. Thanaachalyamont, "A 1.5-V CMOS fully differential inductorless RF bandpass amplifier," in *Proc. IEEE Int'l Symp. Circuits Syst.*, Vol. 1, pp. 49 - 52 May 2001.
- [20] Y. Wu, M. Ismail, and H. Ollsson, "A novel CMOS fully differential inductorless RF bandpass filter," in *Proc. IEEE Int'l Symp. Circuits Syst.*, vol. 4, pp. 149-152, Geneva, Switzerland, May 2000.
- [21] F. Yuan, *CMOS Current-Mode Circuits for Data Communications*, Springer-Verlag, New York, July 2006.
- [22] B. Razavi, *Design of Analog CMOS Integrated Circuits*, McGraw-Hill, 2001.
- [23] D. Diclemente, F. Yuan, "Current-Mode Phase-Loops A New Architecture," *IEEE Trans. Circuits Syst. II*, Vol. 50, No. 4, pp. 303-307, April 2007.
- [24] D. Diclemente, F. Yuan, "An Area-Efficient CMOS Current-Mode Phase-Locked Loop," *Midwest Symp. Circuits and Syst.* 2006, Vol. 2, pp. 574-578, Puerto Rico, Aug. 2006.

- [25] A. Demir, E. Liu, A. Sangiovanni-Vincentelli, and I. Vassiliou, "Behavioral Simulation techniques for phase/delay-locked loops," in Proc. IEEE Custom Integrated Circuits Conf., pp. 453-456, 1994.
- [26] M. Takahashi, K. Ogawa, and K. Kundert, "VCO jitter simulation and its comparison with measurement," in Proc. Asia and South Pacific DAC, Vol. 1, pg 85-88, 1999.
- [27] K. Kundert, *Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers*, Designers' Guide Consulting Inc., 2006.
- [28] M. Nielssen and T. Larsen, "A transmitter architecture based on delta-sigma modulator and switch-mode power amplification," IEEE Trans. Circuits Syst. II, Vol. 54, No. 8, pp. 735-739, Aug. 2007.
- [29] K. Puri, S. Chatterjee, P. Kinget, "A 0.5-V 74dB SNDR 25kHz Continuous Time Delta-Sigma Modulator With a Return To Open DAC," IEEE Journal of Solid State Circuits, Vol. 42, No. 3, pp. 496-506, Mar. 2007.
- [30] Z. Li, T. Fiez, "A 14 Bit Continuous Time Delta-Sigma A/D Modulator with 2.5 MHz Sigma Bandwidth," IEEE Journal of Solid State Circuits, Vol. 42, No. 9, pp. 1873-1883, Sept. 2007.
- [31] B. Thamdi, J. Silva-Martinez "A 63dB SNR, 74mW Bandpass RF delta-sigma ADC at 950MHz Using 3.8 GHz Clock in 0.25um SiGe BiCMOS Technology," IEEE Journal of Solid State Circuits, Vol. 42, No. 2, pp. 269-279, Feb. 2007.
- [32] T. Chang, L. Dung, J. Guo, K. Yang, "A 2.5-V 14 Bit 180mW Cascaded delta-sigma ADC for ADSL2+ Application," IEEE Journal of Solid State Circuits, Vol. 42, No. 11, pp. 2357-2367, Nov. 2007.
- [33] Z. Cao, T. Song, S. Yan, "A 14mW 2.5 MS/s 14 Bit Sigma-Delta Modula-tor Using Split-Path Pseudo-Differential Amplifiers," IEEE Journal of Solid State Circuits, Vol. 42, No. 10, pp. 2169-2179, Oct. 2007.
- [34] L. Breems, R. Rutten, R. Veldhoven, G. Van der Weide, "A 56mW Continuous-Time Quadrature Cascaded Sigma-Delta Modulator With 77dB DR in a Near-Zero-IF 20MHz Band," IEEE Journal of Solid State Circuits, Vol. 42, No. 12, pp. 2696-2704, Dec. 2007.
- [35] X. Yang and J. Lin, "Design and analysis of a low-power discrete phase modulator in a 0.13μ m logic CMOS process," IEEE Microwave and Wireless Components Letters, Vol. 16, No. 3, pp. 137-139, March 2006.

- [36] C. Juiin-Hung and T. Hien-Wai, "BPSK modulator using VCCS and resonator without carrier signal and balancer modulator", *IEEE Electronics Letters*, Vol. 33, No. 15, pp. 1286 - 1287, July 1997.
- [37] B. Wuppermann, B. Fox, R. Walker, S. Atkinson, D. Budin, C. Lanzi, and S. Bleiweiss, "A 16-PSK modulator with phase error correction", *IEEE Int'l Solid-State Circuits Conf.*, pp. 138 - 139, Feb. 1993
- [38] F. Tzeng, D. Pi, A. Safrarian and P. Heydari, "Theoretical Analysis of Novel Multi-Order LC Oscillators", *IEEE Transactions on Circuits and Systems II*
- [39] A. Tang, F. Yuan, and K.L.E. Law, "A New WiMAX Sigma-Delta Modulator with Constant-Q Active Inductors", *IEEE International Symposium on Circuits and Systems* 2008, Accepted for publication in Jan. 2008.
- [40] A. Tang, F. Yuan, and K.L.E. Law, "Low-noise CMOS active transformer with voltage-controlled oscillators", *IEEE Mid-West Symposium Circuits and Systems* Accepted for publication in May 2007.
- [41] A. Tang, F. Yuan, and K.L.E. Law, "Class AB CMOS active transformer with CMOS active transformers", *IEEE International Symposium on Circuits and Systems* Accepted for publication in Aug 2007 Pages 501-504.
- [42] D. DIClemente, F. Yuan, and A. Tang, "Current-mode phase-locked loops with CMOS active transformers", *IEEE Transactions on Circuits and Systems II*. Accepted for publication Jan 2008.
- [43] D. DIClemente, F. Yuan, and A. Tang, "CMOS active transformer current-mode phase-locked loops", *IEEE Midwest Symposium Circuits and Systems* 2007. Accepted for publication in May 2007.
- [44] A. Tang, F. Yuan, and K.L.E. Law, "A new CMOS QPSK modulator with optimal transaction bandwidth control", *IEEE Int'l Symp. Circuits and Systems*, pp 2550-2553, New Orleans, May 2007.
- [45] A. Tang, F. Yuan, and K.L.E. Law, "A new CMOS BPSK modulator with optimal transaction bandwidth control", *IEEE Int'l Symp. Circuits and Systems* II, Vol 55, No. 1 Jan 2008.

