# ALL-DIGITAL $\Delta\Sigma$ TIME-TO-DIGITAL CONVERTER WITH BI-DIRECTIONAL GATED DELAY LINE TIME INTEGRATOR

by

Parth Parekh

Bachelor of Engineering, Electronics and Communication Engineering, Gujarat Technological University, Gujarat, India, 2014

> A project report presented to Ryerson University in partial fulfillment of the requirements for the degree of Master of Engineering in the program of Electrical and Computer Engineering

Toronto, Ontario, Canada, 2017 © Parth Parekh. 2017

#### AUTHOR'S DECLARATION FOR ELECTRONIC SUBMISSION OF A PROJECT

I hereby declare that I am the sole author of this project. This is a true copy of the project, including any required final revisions.

I authorize Ryerson University to lend this project to other institutions or individuals for scholarly research.

I further authorize Ryerson University to reproduce this project by photocopying or by other means, in total or in part, at the request of other institutions or individuals for scholarly research.

I understand that my project may be made electronically available to the public.

#### ABSTRACT

### All-Digital ΔΣ Time-to-Digital Converter with Bi-Directional Gated Delay Line Time Integrator © Parth Parekh, 2017 Master of Engineering Electrical and Computer Engineering Ryerson University

This report presents a low-power time integrator and its applications in an all-digital firstorder  $\Delta\Sigma$  time-to-digital converter (TDC). Time-to-Digital Converter (TDC) that map a time variable to a digital code is the most important building blocks of time-mode circuits. The time integrator is realized using a bi-directional gated delay line (BD-GDL) with time variable to be integrated as the gating signal. The integration of the time variable is obtained via the accumulation of the charge of the load capacitor and the logic state of gated delay stages. Issues affecting the performance of the time integrator and TDC are examined. The all-digital first-order  $\Delta\Sigma$  TDC utilizing the time integrator was designed in using IBM 130 nm 1.2 V CMOS technology and analysed using Spectre ASP from Cadence Design Systems with BSIM4 models. A sinusoid time input of 333 ps amplitude and 231 kHz frequency with an oversampling ratio 68 was digitized by the modulator. The TDC provides first-order noise-shaping and a SNR of 34.64 dB over the signal band 48.27 ~ 231 kHz while consuming 293.8  $\mu$ W.

Key words - Time-mode circuits,  $\Delta\Sigma$  time-to-digital converters, Voltage-to-time converter (VTC), Bi-Directional gated delay line (BD-GDL), Bi-directional gated delay cell (BD-GDC)

#### ACKNOWLEDGEMENTS

First and foremost, I would like to express my gratitude towards my supervisor, Professor Fei Yuan, for his invaluable advice, countless constructive ideas, continuous support, motivation and feedback throughout my graduate study. I would also like to thank my colleague, Young Jun Park, for his wonderful collaboration and support with CAD tools.

Finally, and most importantly, I would like to thank my parents for their continuous love, support and encouragement that they gave me throughout my graduate studies. This journey would not have come to a successful completion without their motivation which has helped me to push my boundaries at every stage of this beautiful journey.

### **Table of Contents**

Author's Declaration	ii
Abstract	iii
Acknowledgements	iv
List of Tables	vii
List of Figures	viii
List of Abbreviations	xi
1. Introduction	1
1.1 Motivation	1
1.2 Overview of time-mode signal processing	2
1.3 Current literature on time-mode circuits	3
1.4 Outline	4
2. Building Blocks of Time-mode Circuits and Applications	7
2.1 Building Blocks of Time-mode Circuits	7
2.1.1 Voltage-to-time Converters	7
2.1.2 Time-to-digital Converters	8
2.1.3 Digital-to-time Converters	13
2.1.4 Time Amplifiers	13
2.1.5 Time Quantizers	16
2.2 Applications	17
2.3 Summary	17

3. Proposed work: All-Digital $\Delta\Sigma$ TDC using Bi-Directional Gated Delay Line Time Integrator
3.1 Differential Voltage-to-time Converter
3.2 Bi-Directional Gate Delay Cell19
3.3 Bi-Directional Gated Delay Line
3.4 Single-ended Bi-Directional Time Integrator
3.5 All-digital first order single-bit $\Delta\Sigma$ TDC with single-ended BD-GDL time integrator25
3.6 Summary27
4. Design Considerations
4.1 Nonlinearity
4.2 Inner-stage mismatch
4.3 Inter-stage mismatch
4.4 PVT effect
4.5 Threshold voltage mismatch
4.6 Charge injection and clock feedthrough
5. Design Specification and Simulation results
6. Conclusion61
7. Future work
Appendix A (MATLAB Code)63
References

### List of Tables

Table 5.1 Performance Comparison OF $\Delta\Sigma$ TDCs
Table 5.2 Breakdown of the power consumption of $\Delta\Sigma$ TDC with single-ended BD-GDL time
integrator

## List of Figures

Fig. 2.1 Voltage-to-time converter using voltage controlled delay cell7
Fig. 2.2 (a) Direct-counter TDC. The counter starts at START=1 and stops at STOP=1. $\Delta_1$ and $\Delta_2$
are quantization errors with $\Delta_1$ ; $\Delta_2 \leq T_c$ . The input in the time domain is represented by: $T_{in} = nT_c$
+ $\Delta_1$ + $\Delta_1$ . (b) Direct-counter TDC with pulse stretching 5.1 Performance Comparison OF $\Delta\Sigma$ TDCs
Fig. 2.3 Delay-line TDCs (w/o counter). The delay of <i>kth</i> delay cell is given by $\tau_k = \tau + \Delta \tau_k$ where
$\tau$ is nominal value of the delay and $\Delta\tau_k$ is the random deviation of the delay from $\tau.$ When the
counter is added, it becomes a direct-counter TDC with gate-delay interpolation11
Fig. 2.4. Vernier delay line TDC
Fig. 2.5 (a) RS-latch time amplifier (b) RS-latch time amplifier with an improved input range .15
Fig. 2.6. DDL-based time amplifier proposed by Rashidzadeh et al. [33]16
Fig. 3.1 Differential voltage-to-time converter
Fig. 3.2 Spectrum of Differential voltage-to-time converter
Fig. 3.3 Comparison of Spectrum of Differential VTC and Single-ended VTC21
Fig. 3.4 Bi-Directional Gated Delay Cell
Fig. 3.5 Bi-directional gated delay line. When $T_{in}$ is positive, the forward direction is enabled, and
$T_{in}$ is negative, the reverse direction is enabled
Fig. 3.6 Signal propagation in bi-directional gated delay line. The bold lines highlight the path that
the signal propagates. Gating signals are not shown for brevity
Fig. 3.7 (A) Digital-to-time converter [8], (B) Edge Alignment block [44]26
Fig. 3.8 All-digital first-order $\Delta\Sigma$ TDC with a single-bit time quantizer [43]26

Fig. 4.1 (a) Residual voltage nonlinearity. (b) Inner-stage mismatch	
Fig. 5.1 All-Digital Delta-Sigma TDC test bench	
Fig. 5.2 All-Digital Delta-Sigma TDC	
Fig. 5.3 Differential VTC	
Fig. 5.4 Voltage Controlled Delay Unit (VCDU)	
Fig. 5.5 Digital-to-time Converter (DTC)	
Fig. 5.6 T-Feedback	
Fig. 5.7 Buffer1 for T-Feedback	
Fig. 5.8 Buffer2 for T-Feedback	40
Fig. 5.9 2x1 MUX for DTC	41
Fig. 5.10 Tin-Block	42
Fig. 5.11 T-offset	43
Fig. 5.12 XOR2 Gate	44
Fig. 5.13 AND2 Gate	45
Fig. 5.14 DEMUX for RS and LS signals	46
Fig. 5.15 Edge Alignment Block	47
Fig. 5.16 NAND2 Gate	48
Fig. 5.17 Inverter	49
Fig. 5.18 OR2 Gate	50
Fig. 5.19 Buffer for T-offset	51
Fig. 5.20 30-stages Bi-Directional Gated Delay Line (BD-GDL)	

Fig. 5.21 Closer look of BD-GDL	53
Fig. 5.22 Bi-Directional Gated Delay Cell (BD-GDC)	54
Fig. 5.23 Gated Delay Cell	55
Fig. 5.24 D-Flip Flop	56
Fig. 5.25 2x1 MUX2 for Tin-Block	57
Fig. 5.26 Transient Response of Delta Sigma TDC	58
Fig. 5.27 Transient Response [Dout and Vin]	59
Fig. 5.28 Spectrum of all digital delta sigma TDC	60

### List of Abbreviations

ADC	Analog-to-Digital Converter
BD-GDC	Bi-directional gated delay cell
BD-GDL	Bi-directional gated delay line
BW	Bandwidth
CMOS	Complementary Metal Oxide Semiconductor
DAC	Digital-to-Analog Converter
DEM	Dynamic Element Matching
DFF	D Flip-Flop
DLL	Delay-Locked-Loop
DTC	Digital-to-time converter
FFT	Fast Fourier Transform
FIR	Finite-impulse-response
FOM	Figure-of-merit
GRO	Gated Ring Oscillator
IIR	Infinite-impulse-response
LSB	Least Significant Bit
MASH	Multi-stage Noise Shaping
ΟΤΑ	Operational trans conductance amplifier

OSR	Over Sampling Ratio
PD	Phase Detector
PFD	Phase Frequency Detector
PLL	Phase-Locked Loop
PSD	Power Spectral Density
PVT	Process (supply-)Voltage Temperature
PWM	Pulse Width Modulation
SAR	Successive Approximation Register
SNDR	Signal-to-Noise-and-Distortion Ratio
SNR	Signal-to-Noise Ratio
SQNR	Signal-to-Quantization-Noise Ratio
TDC	Time-to-Digital Converter
VCO	Voltage-Controlled Oscillator
VCDU	Voltage-controlled delay unit
VTC	Voltage-to-Time Converter
XOR	Exclusive OR
ΔΣ	Delta-sigma

### 1.Introduction

This chapter examines the motivation of this project by reviewing time-mode signal processing and important building blocks for time-mode signal processing. The key building blocks of timemode circuits includes time-to-digital converters (TDCs), Digital-to-time converters (DTCs), time amplifiers and time quantizers. A detailed review on these building blocks and applications will also be discussed in this chapter.

#### 1.1 Motivation

The rapid scaling of CMOS technology and improvement in the intrinsic delay of digital circuits has resulted in sharp increase of time resolution and the continuous reduction of voltage resolution. As a result, CMOS analog circuits are continuously losing the benefits of specialized and processcontrolled components which are critical to the performance of these circuits. In addition, voltagemode systems also cope with a rapidly decreasing voltage headroom, that is, the difference between the given supply voltage of a circuit and the minimum supply voltage of the circuit required for MOS transistors to operate in saturation region. The shrinking voltage headroom not only limits the maximum achievable signal-to-noise ratio (SNR), it also signifies that the effect of the nonlinear characteristics of MOS devices subsequently reduces the dynamic range of voltagemode circuits. Further, technology scaling raises the thermal noise floor quantified by kT/C where k is Boltzmann's constant, T is temperature in Kelvin, and C is the minimum capacitance. As a result, the accuracy of voltage-mode circuits, loosely defined as the ration of the minimum detectable voltage, typically set by thermal noise floor, to the maximum available voltage headroom, scales poorly with technology. Furthermore, current-mode circuits achieve low voltage swing by lowering the impedance of the nodes. This low-impedance gives rise to large branch currents. As a result, current-mode circuits typically consume more power. Hence, they are suitable for applications where speed rather than power consumption is most critical. Therefore, the performance of both circuits does not scale well with technology due to their limitations.

As a result, time-mode signal processing where information is represented by the time difference between occurrence of two digital events rather than the nodal voltages or branch currents of electric networks offer viable and technology friendly way to reduce scaling-induced performance degradation of mixed-mode systems.

#### 1.2 Overview of time-mode signal processing

Time-mode approaches where information is represented by the difference between the time instants at which digital events take place rather than the nodal voltages or branch currents of electric networks. The time difference between the rising edges of the two digital signals is directly proportional to the amplitude of the analog signal. Since time-mode circuits perform analog signal processing in the digital domain, not only the performance of these circuits scales well with technology, but also offer several attractive characteristics including full programmability, lowpower consumption and high-speed operation. The detrimental effect of technology scaling on the performance of voltage-mode and current -mode analog signal processing disappears in time-mode circuits. Time-mode circuits are less sensitive to interferences such as cross talk, switching noise and substrate coupling, which have a severe impact on the performance of voltage-mode and current-mode circuits. Although time-mode signal processing has a number of advantages over voltage-mode and current-mode counterparts, there are some challenges that need to be overcome in order for time-mode circuits to be deployed in broad range of applications. The intrinsic gated delay of the digital circuits benefits from technology scaling, device mismatch arises mainly from process spread deteriorates with technology scaling. In order to minimize the effect of device

mismatch, minimum sized unit delay cells should be avoided. This inevitably has a detrimental effect on the speed and subsequently on the resolution of time-mode circuits. Time-mode circuits mostly built upon delay cell, such as static CMOS inverters and current-starved CMOS inverters, the propagation delay of these delay cell is a strong function of supply voltage fluctuation. For time-mode circuits, delay-locked loops (DLLs) are widely used to minimize the effect of process, supply and temperature (PVT) variations on the delay of the delay lines. Although DLLs can be used to stabilize the delay of the delay lines, it is difficult to use them to minimize the effect of PVT on the delay of the logic gates that are often part of time-mode circuits and control the operation of time-mode circuits. Time-mode circuits have also been used in audio [12], medical imaging [13], instrumentations [14], infinite-impulse-response (IIR) filters [15], finite-impulseresponse (FIR) filters [16], and anti-imaging filters [17], frequency synthesizers [18, 19]. Despite these developments, there are very few literatures that offer a comprehensive analysis of the principles and design techniques of CMOS time-mode circuits for mixed-signal processing. Therefore, the principles and design techniques of the building blocks for time-mode circuits are provided in the next few chapters as part of this report.

#### 1.3 Current Literatures on Time-mode Circuits

Time-mode signal processing, where information is represented by the time difference between the occurrence of digital events, offer a viable and technology friendly means to combat scalinginduced difficulties encountered in mixed-mode systems.  $\Delta\Sigma$  modulators are perhaps one of the most widely used mixed-mode systems. Li *et al.*, showed that an input voltage can be digitized using a voltage-to-time converter (VTC) followed by a time-to-digital converter (TDC) [1]. Itawa *et al.*, demonstrated that an input voltage can be digitized using a voltage-controlled oscillator (VCO). The number of the oscillation cycles of the oscillator recorded using a counter provides the digital representation. The continuity of the phase of the oscillator yields the desired first-order noise-shaping of quantization noise [2]. Hovin et al., showed that first-order noise-shaping can also be obtained from first-order phase differentiators [3]. Straayer et al., showed that gated ring oscillators (GROs) also possess first order noise-shaping obtained by freezing the residual phase of one sampling phase and passing it over to the next phase [4]. Konishi *et al.*, demonstrated that the floating output state of GROs during the absence of the gating signal can be replaced with another oscillation state to minimize the detrimental effect of charge leakage and charge redistribution [5]. The main drawbacks of reported  $\Delta\Sigma$  modulators with a GRO/SRO quantizer include poor scalability and excessive power consumption arising mainly from the use of operational trans conductance amplifier (OTA) loop filters for a large loop gain. Many efforts were made to replace OTA-based active filters with time-mode filters such that entire modulators are realized digitally. Taillefer and Roberts proposed a ring oscillator voltage-to-time integrator that performs both voltage-to- time conversion and time integration [6]. Ali-Bakhshian and Roberts introduced a time memory cell consisting of two switched delay units (SDUs) that can store a time variable indefinitely and reading out the stored time variable upon a read command so that time integration is possible [7]. The time-difference accumulator proposed by Hong *et al.*, consists of two back-to-back connected time adders realized using four gated delay cells [8], [9]. Kim et al., showed that a gated delay line functions as a time register with the gating signal consisting of the time variable to be stored and a trigger signal [10], [11].

#### 1.4 Outline

This report presents all-digital time-mode integrator realized using a bi-directional gated delay line with the time variable to be integrated as the gating signal. The integration of the time variable is obtained via the accumulation of the charge of the load capacitor and the logic state of the delay stages. The report is organized as follows: Chapter 2: Building Blocks of Time-mode Circuits and Applications of Time-mode Signal Processing, Chapter 3: Proposed work: All-Digital  $\Delta\Sigma$  TDC using Bi-Directional Gated Delay Line Time Integrator, Chapter 4: Discussion, Chapter 5: Design Consideration and Simulation Results, Chapter 6: Conclusion, Chapter 7: Future work.

## 2.Building Blocks of Time-mode Circuits and Applications

#### 2.1 Building Blocks of Time-mode Circuits

A complex analog circuit is typically constructed from a set of building blocks such as commonsource amplifiers, common-gate amplifiers, common-drain amplifiers, cascode amplifiers, and differentially configured amplifiers. Similarly, time-based signal processing systems are made of a set of building blocks that perform tasks such as interfacing with voltage-mode and current-mode circuits, time amplification, time quantization, time-to-digital and digital-to-time conversion.

#### 2.1.1 Voltage-to-time Converters

One of the key building blocks of time-mode systems for processing analog signals is voltage-totime converters (VTCs) that map a voltage to time variable with its value directly proportional to the amplitude of the voltage. A VTC serves as a gateway bridging between voltage-mode and timemode domains. The most important performance indicators of VTCs are linearity, bandwidth and conversion gain. As time-mode circuits are digital circuits, the linearity of time-mode system is largely dominated by that of its VTC. A large and constant conversion gain over a large input voltage range is highly desirable. The bandwidth of VTC, on the other hand, determines the maximum frequency of the input that time-mode circuits can process. Since MOSFETs are highly nonlinear devices, the design of VTCs with a large conversion gain over a large input range, low power consumption, and a high conversion speed is rather challenging. VTCs are typically implemented using a voltage-controlled delay unit (VCDU) with a reference signal with which the input signal is compared from a timing ring voltage-controlled oscillator (VCO) whose frequency is constant.

A voltage can be mapped to a time variable using the VCDU as shown in Fig. 2.1. The VCDU consists of a current-starved inverter, that is, a static inverter with its charging or discharging current controlled by a current source, a load capacitor, and a static inverter. The load capacitor should be linear and its capacitance should be much larger as compared with the capacitances of the transistors such that the effect of the nonlinearity of the device capacitances is negligible as compared with that of the load capacitor. The current-starved inverter is clocked by a periodic signal CLK that presets the VCDU prior to a conversion operation. In the pre-charge phase where CLK is low, the load capacitor charges to  $V_{DD}$  and the output of static inverter is set to logic-0. In the following discharge phase where CLK = 1, the load capacitor is discharged by the current of M3 whose value is set by the input voltage  $V_{in}$  at the end of the pre-charged phase.




Fig. 2.1 Voltage-to-time converter using voltage controlled delay cell.

The voltage of the gate of M3 is kept unchanged during the discharge phase and so is the discharging current of the load capacitor. As a result, the voltage of capacitor C decreases linearly

with time. When  $V_{o1}$  drops below the threshold voltage  $V_T$  of the following static inverter,  $V_{o2}$  will be set to logic-1. The value of resultant time variable  $T_{in}$ , which measured from the time instant at which CLK = 1 to the time instant at which  $V_{o1}$  crosses the threshold voltage of the inverter. An additional transistor M4 is added in parallel with M3 to improve the linearity of time variable  $T_{in}$ . To further improve the linearity, a differentially configured VTC consisting of two identical VTCs can be used, which will be discussed in later chapters.

### 2.1.2 Time-to-Digital Converters

TDCs map a time variable to a digital code. TDCs are perhaps the most important building blocks of time-mode circuits. The deployment of TDCs in nuclear science research dates to 1970s [20,25]. The application of TDCs has extended well beyond nuclear science to digital storage oscillators [21,22], laser range finder [23], and digital frequency synthesizers [24]. Similar to analog-to-digital converters, the performance of TDCs is quantified by a number of parameters such as SNR and SNDR for noise shaping TDCs, and differential nonlinearity (DNL) and integral nonlinearity (INL) for sampling TDCs. To compare the performance of different architectures, the amount of power consumption per conversion step of TDCs is the most widely used figure-of-merit (FOM).

#### A. Direct-Counter TDC

A direct-counter TDC is basically a counter that quantizes a time-difference variable by counting the number of the cycles of a reference clock whose period  $T_c$  is much smaller as compared with the time-difference  $T_{in}$  to be measured, as shown in Fig. 2.2(a). These TDCs have a dynamic range upper-bounded by the size of the counter. In addition, they provide a superior linearity as the linearity is only affected by the stability of the frequency of the reference clock. The quantization errors  $\Delta_1$  and  $\Delta_2$  are due to the misalignment of the rising edges of START, STOP, and that of the reference clock. Clearly,  $0 \le \Delta_1, \Delta_2 \le T_c$ . The resolution of direct-counter TDCs is set by the period

of the reference clock. The higher the frequency of the reference clock, the better the resolution, and the smaller the quantization error. This, however, is at the cost of high power consumption and a deteriorating crosstalk. Direct-counter TDCs are therefore preferred only if  $T_{in}$  is large simply due to their ease of implementation. To minimize the quantization error of direct-counter TDCs, Chen *et al.* showed that the quantization errors  $\Delta_1$  and  $\Delta_2$  can be first stretched much larger than  $T_c$  and then digitized by the reference clock, yielding a significantly reduced quantization error, as shown in Fig. 2.2(b) [22]. Pulses  $T_1$  and  $T_2$  are generated at the rising edge of START and STOP, respectively with their falling edge aligned with the next rising edge of the reference clock. Pulse stretching starts with the assertion of a reset (RST) command that brings the voltage of  $C_1$  and  $C_2$ to  $V_{DD}$ . The discharge of  $C_1$  and  $C_2$  is controlled by  $J_1$  and  $J_2$ , respectively. Since  $J_1 = N J_2$  and  $C_2$  $= M C_1$  with M, N > 1, the discharge of C<sub>1</sub> is much faster than that of C<sub>2</sub>. The discharge process is initiated by  $T_1$ .  $V_o$  is set to HIGH and will remain HIGH until  $V_{c2} = V_{c1}$ . Since  $V_{c2}$  drops much slower, it will take k cycles of CLK before  $V_{c1} = V_{c2}$  occurs. The number of cycles needed is recorded by the counter incremented by CLK. The content of the counter therefore provides the digital representation of the quantization errors  $\Delta_1$ . The same process is followed when quantizing  $\Delta_2$ . To determined k, from  $\Delta V_{c1} = \Delta V_{c2}$  where  $\Delta V_{c1}$  and  $\Delta V_{c2}$  are the voltage drop of  $C_1$  and  $C_2$ from  $V_{DD}$ , respectively and noting  $\Delta V_{c1} = (J_1 = C_1) T_1$  and  $\Delta V_{c2} = (J_2 = C_2) T_c k$ , we arrive at k = M $N(T_1=T_c)$  or equivalent  $T_1=k T_c = M N T_1$ .  $T_1$  is the stretched version of  $T_1$ . It is evident that  $T_1$ is stretched by MN times. The dual-slope of the preceding pulse stretching approach makes it less sensitive to the effect of PVT. This approach, however, suffers from a speed penalty due to the slow discharge of  $C_2$ . The need for a voltage comparator and two constant current sources also makes it less attractive in digital-oriented designs.




Fig. 2.2 (a) Direct-counter TDC. The counter starts at START=1 and stops at STOP=1.  $\Delta_1$  and  $\Delta_2$  are quantization errors with  $\Delta_1$ ;  $\Delta_2 \leq T_c$ . The input in the time domain is represented by:  $T_{in} = nT_c + \Delta_1 + \Delta_1$ . (b) Direct-counter TDC with pulse stretching.

#### B. Delay-Line based TDC

To reduce quantization error without sacrificing speed or deploying analog circuitry, the delayline TDC shown in Fig. 2.3 (without the counter) with a START signal propagating through the delay line and a STOP signal disabling D Flip-Flops (DFFs) can be used. The dynamic range of delay-line TDCs is from 00...0 to 11...1, thermometer coded. Clearly, the upper bound of the dynamic range of delay-line TDCs is set by the length of the delay line while the lower bound is set by the delay of the delay stages. Since the resolution is limited by the delay of the delay cells, the performance of delay-line TDCs scales well with technology [26]. The linearity of delay-line TDCs is determined by the mismatch of the delay of the delay stages and worsens when the number of delay stages is large, simply due to the accumulation of delay mismatch-induced error. To minimize the effect of PVT on the delay of delay cells and error accumulation along the delay line, a delay-locked loop (DDL) is typically employed, as shown in Fig. 2.3 [27]. If the delay of each delay stage is  $\tau$  and the number of delay stages is *N*, then in the lock state, START and *X<sub>N</sub>* are phase-aligned, i.e. *X<sub>N</sub>* lags START by *T<sub>c</sub>* where *T<sub>c</sub>* is the period of START. Since START and *X<sub>N</sub>* are phase-aligned, we have  $\tau = T_c = N$  where  $\tau$  is the delay of the delay stages. Clearly  $\tau$  is only affected by *T<sub>c</sub>* and *N*, and is not subject to the effect of PVT. Note that since the DLL locks to the input signal in this configuration, delay-line TDCs do not need a reference clock. It should also be noted that TDCs with DLLs locked to a reference rather than the input was also proposed [28]. In this approach, two identical delay lines, one locked to the reference and the other processes the input, are needed. The key advantage of this approach is that the delay of the dual delay lines is only determined by the reference clock and is independent of the input.




Fig. 2.3 Delay-line TDCs (w/o counter). The delay of *kth* delay cell is given by  $\tau_k = \tau + \Delta \tau_k$  where  $\tau$  is nominal value of the delay and  $\Delta \tau_k$  is the random deviation of the delay from  $\tau$ . When the counter is added, it becomes a direct-counter TDC with gate-delay interpolation.

#### C. Vernier Delay-Line TDC

High-resolution TDCs can be obtained using Vernier delay lines where START and STOP signals whose time difference is to be measured propagate in two separate delay lines of the same length but different delays, as shown in Fig. 2.4 [29, 30]. The delay line in which START propagates thereafter called START-line has a slightly longer delay as compared with that of STOP-line, i.e.  $\tau_1 > \tau_2$ . Since the delay of START-line is larger, STOP signal propagating in STOP-line will catch START signal in START-line if the lines are long enough and the time difference between START and STOP signals is not overly large. When this occurs, time-to-digital conversion is completed and the resultant digital code is given at the output of the DFFs. The time at which a catch-up occurs is determined from  $T_{catch} = N\tau_1 = N\tau_2 + T_{in}$  where N is the number of the delay stages of the Vernier delay lines and  $T_{in}$  is the time difference between START and STOP. For a given  $T_{in}$ , the number of the delay stages is determined from  $N = \Delta T = (\tau_1 - \tau_2)$ . Clearly, the dynamic range of Vernier delay line TDCs is upper-bounded by the length of the lines and lower-bounded by  $\tau_1$  - $\tau_2$ . Although theoretically, if  $\tau_1 - \tau_2$  is sufficiently small and Vernier delay lines are sufficiently long, the resolution of Vernier delay line TDCs can be made arbitrarily small. In reality, it is limited by the finite length of Vernier delay lines and the mismatch of the delay of the delay cells. Vernier delay line TDCs suffer from a large hardware cost due to the need for two long delay lines and a finite dynamic range upper-bounded by the length of the delay lines, especially when  $\tau_1 - \tau_2$  is small. The performance of Vernier delay line TDCs can be improved using two-level Vernier lines with the coarse Vernier lines having a large delay difference  $\Delta \tau_c$  and the fine Vernier lines having a small delay difference  $\Delta \tau_f$  where the subscripts c and f signify "coarse" and "fine", respectively [31]. Although the dynamic range is improved, the complexity of the TDC is also significantly increased. To minimize the effect of PVT on Vernier delay line TDCs, DLL-stabilized Vernier delay line TDCs shown in Fig. 2.4 (with dotted sections) can be utilized [30]. The transition edge




Fig. 2.4. Vernier delay line TDC.

of  $X_N$  is phase-aligned with START such that  $N\tau_I = T_I$  where  $T_I$  is the period of START from which we have  $\tau_I = T_I = N$ . Clearly this configuration does nothing to minimize the effect of PVT on STOP-line. To minimize the effect of PVT on the delay of STOP-line, another DLL can be utilized, as shown in Fig. 2.4.

#### 2.1.3 Digital-to-Time Converters

DTCs map a digital code to a time variable. A digital-to-time operation is needed in applications such as time-mode successive approximation TDCs. A DTC assumes a similar role as that to a digital-to-analog converter in voltage-mode successive approximation analog-to-digital converters (ADCs) or multibit  $\Delta\Sigma$  modulators to establish negative feedback.

#### 2.1.4 Time Amplifiers

Similar to a voltage amplifier that amplifies a voltage, a time amplifier amplifies a time variable. Time amplification is needed in application such as the precision measurement of the width of a narrow pulse where the pulse width is often too small to be quantized accurately. Time amplification can also be employed for accurately quantizing the output of TDC-based phase detectors near the lock state to establish a precision phase lock. Time amplifiers play vital role in improving the resolution of time-mode circuits. For the high-speed time digitization, the bandwidth of time amplifiers is also a great of importance.

### A. Regenerative Time Amplifier

Time amplifiers that are based on the metastability of SR-latches were proposed by Abas *et al.*, [32] and are shown in Fig. 2.5(a). These time amplifiers utilize the re-generative mechanism of the SR-latch to expend narrow pulses [34, 35]. A key advantage of RS-latch time amplifiers is their fast response and ability to amplify a small-time difference. The main drawback of these time amplifiers is that the gain of the amplifiers is set by the characteristics of the latch and is strongly subject to the effect of PVT. Another notable drawback of these time amplifiers is small input range due to the positive feedback mechanism and poor gain nonlinearity. The SR-latch time amplifier proposed by Lee and Abidi and shown in Fig. 2.5(b) improves the input range of the generic SR-latch time amplifiers by inserting two delay units with delay  $\tau$  to generate an unbalanced re-generation mechanism. A drawback of Lee-Abidi time amplifier is that the time mismatch of the buffer delays might be significant once the input time difference to be amplified is small, introducing a negligible error. This drawback can be removed by using unbalanced active charge pump load proposed in [36].

#### B. DLL-based Time Amplifier

The DLL-based time amplifier proposed by Rashidzadeh *et al.*, and shown in Fig. 2.6 uses a closed-loop approach to amplify time while minimizing the effect of PVT on the delay [33, 37]. The two periodic inputs of identical period T are fed to two delay lines of the same number of delay stages N but different stage delays. The phase of the waveform at nodes A and B is aligned using the DLL that adjusts the delay of delay line 1 such that  $\phi_{in1} + 2\pi\tau_1/T = \phi_{in2} + 2\pi\tau_2/T$  from

which we have  $\tau_1 - \tau_2 = 2\pi/T = T(\tau_1 - \tau_2)$ . The output of the time amplifier is given by  $T_{out} = (N - I)$  $(\tau_1 - \tau_2)$ .




Fig. 2.5 (a) RS-latch time amplifier (b) RS-latch time amplifier with an improved input range.

Since the DDL must be settled in order to amplify the time difference, the deployment of this type of time amplifiers for high-speed applications is rather difficult. The mismatch of the delay of the delay stages, which is not corrected by the DLL, will also affect the accuracy of the amplifier especially when  $\phi_{in1}$ .  $\phi_{in2}$  is small.

#### C. Charge-pump Time Amplifier

Time amplification can also be accomplished by first charging a pair of capacitors with two digital signals whose time difference is to be measured and then sensing the difference of the voltage of the capacitors [38, 39]. The need for constant current sources and voltage comparators of this

approach, however, undermines the very reason why time-mode approaches are wanted in the first place. The time amplifier proposed by Kim *et al.*, in [40] utilizes a primitive logic operation to achieve a 3.75 ps resolution in 65 nm CMOS. Since the implementation is completely open-loop, its performance is subject to the effect of PVT.




Fig. 2.6. DDL-based time amplifier proposed by Rashidzadeh et al. [33].

### 2.1.5 Time Quantizers

A single bit voltage quantizer maps a voltage to a Boolean variable by comparing it with a reference voltage. Similarly, a single bit time quantizer maps a time variable to a Boolean output by comparing it with a time reference. Time quantizers can be realized using a time comparator with the time reference with which the input compares coming from a voltage controlled oscillator (VCO) of a constant frequency. To conduct the multibit quantization of a time variable, the time variable can be used as a gating signal to activate or deactivate a multistage ring oscillator of a constant oscillation frequency, as known as gated ring oscillator (GRO). Since the number of the oscillation cycles of the oscillator and the output of each stage of the oscillator uniquely correspond to the duration of the gating signal, a multibit time quantizer can be constructed. GRO-based multibit time quantizers offer the intrinsic advantage of first-order noise shaping. In addition, as compared with voltage-mode multibit quantization, which requires a total of  $2^N$  voltage comparators where *N* is the number of quantization bits, VCO based multibit time quantization

offers the advantage of low-power consumption, fast quantization resulting in a large over sampling ratio (OSR), good linearity, first -order noise-shaping and all-digital realization.

### 2.2 Applications

The key applications of time-based signal processing include analog-to-digital converters, alldigital phase locked loops (PLLs), all-digital frequency synthesizers, and time-based temperature sensors.

#### 2.3 Summary

In this chapter, the key building block of time-mode circuits including VTCs, TDCs, DTCs, time amplifiers and time quantizers and applications of time-mode signal processing were briefly examined. It can be concluded that the current-starved VTC, regenerative time amplifier, GRObased TDC can be used to realize all-digital time-mode circuits since they offer the advantage of low-power consumption, simple architecture and require small area.

## 3. Proposed work: All-Digital $\Delta\Sigma$ TDC using Bi-Directional Gated Delay Line Time Integrator

This chapter presents a new all-digital time-mode integrator realized using a bi-directional gated delay line with the time variable to be integrated as the gating signal. The integration of the time variable is obtained via the accumulation of the charge of the load capacitor and the logic state of the delay stages. The differential VTC implemented using two identical voltage controlled delay units (VCDUs) is discussed in Section 3.1. Section 3.2 examines the bi-directional gated delay cell (BD-GDC). The bi-directional gated delay line (BD-GDL) implemented using BD-GDCs is investigated in Section 3.3. Section 3.4 looks into how BD-GDL function as a time integrator. Other key building blocks required for all-digital  $\Delta\Sigma$  TDC are analyzed in Section 3.5. The all-digital first order single-bit  $\Delta\Sigma$  TDC is discussed in Section 3.6. The chapter is summarized in Section 3.7.

#### 3.1 Differential Voltage-to-time converter

A differentially configured VTC consisting of two identical single-ended VTCs generates the gating signal which is a sinusoidal time signal from a sinusoidal voltage signal using a sampling clock, as shown in Fig. 3.1. Since the capacitor voltage  $V_c$  drops with time in a nonlinear fashion due to the dependence of the current following through the output resistor of transistors M1 and M2 on  $V_c$ , single-ended VTCs exhibit a high degree of nonlinearity. The differentially configuration of the VTC ensures that even-order harmonics are adequately suppressed. Fig. 3.2 plots the spectrum of the output of the differential VTC. Fig. 3.3 shows the comparison of the spectrum of single-ended VTC and differential VTC.




Fig. 3.1 Differential voltage-to-time converter. Diode-Connected M3 and M4 improve the linearity.

#### 3.2 Bi-Directional Gate Delay Cell

Consider the bi-directional gated delay cell shown in Fig. 3.4. The rising edge of a digital signal propagates from node 1 to node 2 (forward) if gating signal  $T_{in}$  is positive or from node 2 to node 1 (backward) if  $T_{in}$  is negative. The per-stage delay in both directions is identical. Consider the case where the signal propagates from node 1 to node 2. Node 1 and node 2 are initialized to  $V_{DD}$  and 0 V, respectively. When  $T_{in}$  [j] > 0, the capacitor connected to node 2 will be charged and the variation of capacitor voltage denoted by  $\Delta V_2$  will be proportional to the duration of  $T_{in}$  [j]. Similarly, if  $T_{in}$  [j] < 0, the capacitor connected to node 1 will be discharged and the variation of capacitor voltage denoted by  $\Delta V_2$  will be proportional to the duration of  $T_{in}$  [j]. Similarly, if  $T_{in}$  [j] < 0, the capacitor connected to node 1 will be discharged and the variation of capacitor voltage denoted by  $\Delta V_1$  will be proportional to the duration of  $T_{in}$  [j]. The gating signal  $T_{in}$  [j] can therefore be represented by the voltage variation of the load capacitors. Consider that  $T_{in}$  is a train of pulses  $T_{in}$  [j], k = 1, 2, ..., K, that can be either positive or negative. If  $T_{in}$  [j] is positive, the load capacitor is charged and the resultant voltage increment is proportional  $T_{in}$  [j]. If  $T_{in}$  [j] is negative, the load capacitor is discharged and the resultant voltage decrement is also proportional  $T_{in}$  [j]. We therefore have  $\Sigma_{j=1} T_{in, k} = \Sigma_{j=1} k_j \Delta V_{c, j}$ . If  $V_c$  exceeds the threshold voltage




Fig. 3.2 Spectrum of Differential voltage-to-time converter




Fig. 3.3 Comparison of Spectrum of Differential VTC and Single-ended VTC

of the next delay stage, the signal will propagate to the next stage. The bi-directional gated delay cell thus performs the accumulation (integration) of  $T_{in}$  by means of charge accumulation and the change of the logic state of the delay stages.




Fig. 3.4 Bi-Directional Gated Delay Cell.

#### 3.3 Bi-Directional Gate Delay Line

A bi-directional gated delay line performs the same task as up-down counter does, but the key difference between them is that BD-GDL can do that withholding load capacitor residual voltage  $V_c$ . This is essential to noise-shaping when BD-GDL is used as an integrator. If the load of a BD-GDC is another identical BD-GDC whose threshold voltage is  $V_{T, GDL} = V_{DD} / 2$ , the voltage range of the load capacitor is only  $0 \sim V_{T, GDL}$ , limiting the number of  $T_{in}$  [*j*] pulses that can be summed up. Although one can use a large load capacitor to handle a long train of positive or negative pulses, like what a charge pump does, in order to quantify the voltage of the load capacitor so as to yield the output of the time integrator, a voltage-to-time converter is needed, contradicting our goal to perform time-mode integration in digital domain only. An alternative is to cascade multiple identical BD-GDCs to form a BD-GDL, as shown in Fig. 3.5. Load capacitance  $C_k$  is formed by device capacitances only such that no explicit capacitors are needed. When the voltage of the gated

delay stage exceeds  $V_{T, GDL}$ , the output of the driven gated delay stage will be toggled. The use of the gated delay line allows us to perform time accumulation over a large range set by the length of the delay line. The BD-GDL used in this work has 30 stages. In order to handle both positive and negative time variables encountered in time-mode  $\Delta\Sigma$  modulators, the left-half-side nodes from node M in Fig. 3.5 are initialized to  $V_{DD}$  and those in the right-half side from node M are initialized to ground. It is important to note that the left-most gated delay cell is connected to  $V_{DD}$  while the right-most gated delay cell is grounded to ensure that "1" always propagates rightwards when  $T_{in}$ > 0 and "0" always propagates leftwards when  $T_{in} < 0$ .




Fig. 3.5 Bi-directional gated delay line. When  $T_{in}$  is positive, the forward direction is enabled, and  $T_{in}$  is negative, the reverse direction is enabled.

#### 3.4 Single-ended Bi-Directional Time Integrator

The single-ended bi-directional gated delay line (BD-GDL) can function as a time integrator if the time variable to be integrated is the gating signal. To demonstrate that, consider a 5-stage BD-GDL. As shown in Fig. 3.6, consider a train of 5 pulses,  $T_{in} [k]$  where k = 1, 2, ..., 5 with  $T_{in} [1] = 1.2 \tau$ ,  $T_{in} [2] = 1.5 \tau$ ,  $T_{in} [3] = -1.1 \tau$ ,  $T_{in} [4] = 0.7 \tau$ , and  $T_{in} [5] = -2.5 \tau$  where  $\tau$  is the per-stage delay. Assume  $V_{1n} = V_{2n} = V_M = 1$  and  $V_{1p} = V_{2p} = 0$  initially. Further assume if  $T_{in} = \tau$ , signal "1" will propagate through one delay stage, i.e., the averaged rate of change of the output voltage of

gated delay cells is  $V_{T, GDL} / \tau$ . With  $T_{in} [1] = 1.2 \tau$ , logic-1 at node M propagates through one stage in the forward direction and charges  $C_{1p}$  to 0.2  $V_{T, GDL}$ . Similarly, with  $T_{in} [2] = 1.5 \tau$ , the signal continues to propagate through 2-stage and charges  $C_{2p}$  to 0.7  $V_{T, GDL}$ . When  $T_{in} [3] = -1.1 \tau$ 




Fig. 3.6 Signal propagation in bi-directional gated delay line. The bold lines highlight the path that the signal propagates. Gating signals are not shown for brevity.

arrives, the forward gated delay line is disabled while the reverse gated delay line is activated. Since  $V_{3p} = 0$ , the charge of  $C_{2p}$  is discharged. The same for  $V_{1p}$ . It becomes evident that the bidirectional gated delay line performs the accumulation (integration) of  $T_{in}$  [k]. To digitize the result of the time integration, D-flip flops (DFFs) can be deployed at the output of each gated delay stage. The output of the time integrator is a thermometer code in the form 1...10...0 with the left-most 0 specifying the vanishing location of the node M. It becomes apparent that the maximum quantization error of the time integrator, denoted by  $\Delta_{max}$ , is  $\tau$ . The actual quantization error, denoted by  $\Delta_k$ , is preserved in the form of the voltage of the load capacitor  $V_{c, k}$  of the stage whose right-adjacent stage has an output of 1. Utilizing the relation between  $V_{T, GDL}$  and  $\tau$ , we arrive at

$$\Delta_k = \frac{V_{c,k}}{V_{T,GDL}} \tau.$$

# 3.5 All-digital first order single-bit $\Delta\Sigma$ TDC with single-ended BD-GDL time integrator

In this section, we utilize the preceding time integrator to construct an all-digital first-order  $\Delta\Sigma$ TDC with a single-bit time quantizer. To construct the time quantizer, we notice that the output of the bi-directional gated delay line time integrator is a thermometer code. If the output of the time integrator is larger than  $\tau$ ,  $V_{Ip}$  will be set to 1, otherwise, it will be set to 0. Note that  $\Sigma T_{in}$  smaller than  $\tau$  cannot be detected. It, however, is preserved by the residual voltage of the load capacitor and can be further processed using a MASH architecture. This observation reveals that the output of the delay stage that is right-connected to node M provides the single bit quantization of the output of the integrator. The minimum quantization noise is per-stage delay. The addition/subtraction of feedback time  $T_{fb}$ , approximately  $1.2T_{in} \sim 1.5 T_{in}$ , to/from  $T_{in}$  are performed using a single-bit digital-to-time converter (DTC) and a time adder shown in Fig. 3.7(A). The multiplexers are controlled by the output of the time quantizer  $D_{out}$ . If  $D_{out} > 0$ , meaning  $\sum_{j=1}^{n} T_{err}$ [j] > 0,  $T_{fb}$  is subtracted from  $T_{in}$  aiming at generating  $T_{err}[j + 1] < 0$ . Otherwise, it is added to  $T_{in}$ to generate  $T_{err}$  [j + 1] > 0. The resultant  $T_{err}$  along with its polarity are connected to the  $|T_{in}|$ block where the absolute value of  $T_{in}$  is obtained. Since  $T_{err}$  can be quite small, a time offset  $T_{off}$ = 200 ps is added such that the duration of the gating signal exceeds per-stage delay. The polarity of  $T_{err}$  is determined using a DFF whose output is 1 if  $T_{err} > 0$  and 0 otherwise, and determines the direction of propagation. Also, the deployment of the AND2 gate ensures that integration is carried out only during IN1 = 1. The de-multiplexer, controlled by "Sign" signal, following to the AND2

gate determines the right-propagation signal and left-propagation signal. The edge aligners, as shown in Fig. 3.7(B), ensure that the right-propagation signal RS and  $\overline{RS}$  are completely out of phase. The same also goes for the left-propagation signal LS and  $\overline{LS}$ .




Fig. 3.7 (A) Digital-to-time converter [8], (B) Edge Alignment block [44].




Fig. 3.8 All-digital first-order  $\Delta\Sigma$  TDC with a single-bit time quantizer [43].

The right and left propagation signals generated by edge aligners are fed to single ended BD-GDL. The output of DFF connected to the node M of the BD-GDL provides a time-quantized feedback pulse. Furthermore, the input of the modulator is a sinusoidal time signal, generated using the differential VTC detailed earlier. The design specification and simulation results are attached in Chapter 5.

#### 3.6 Summary

In this chapter, the function of all the key building blocks for all-digital  $\Delta\Sigma$  TDC including differential VTC, bi-directional gated delay cell, bi-directional gated delay line, digital-to-time converter,  $|T_{in}|$ -block, edge aligner was briefly investigated. It can be concluded that the single-ended BD-GDL can function as a time integrator if the time variable to be integrated is the gating signal. Also, it is evident that single-ended VTC exhibits a high degree of nonlinearity as compared with differential VTC. The differential configuration of the VTC ensures that even-order harmonics are adequately suppressed. Furthermore, the output of DFF connected to the node M of the BD-GDL provides a time-quantized feedback pulse.

### 4. Design Consideration

In this chapter, some issues critical to the performance of the TDC are examined.

#### 4.1 Nonlinearity

The integration of  $T_{in}$  is obtained by means of the accumulation of the charge of the load capacitor and the logic state of the delay stages. If we neglect the variation of per-stage delay caused by process spread, BD-GDLs will be linear over different stages. The relation between  $T_{in}$  and residual voltage  $V_c$ , however, is nonlinear. To illustrate this, let  $T_{in}$  [*j*] be identical for j = 1, 2, 3, ...Consider the charging process of the load capacitor and neglect the drain source voltage  $V_{DS}$  of the gated PMOS transistor. Using the pinch-off condition, one can show that the charging PMOS transistor will operate in saturation if  $0 \le V_c \le V_T$  and triode if  $V_T \le V_c \le V_{T, GDL}$ . In both cases, the relation between Tin and  $V_c$  is nonlinear, as shown in Fig. 4(a). This is because for  $0 \le V_c \le V_T$ , the charging current is  $(V_{DD} - V_c)$ -dependent while for  $V_T \le V_c \le V_{T, GDL}$ .  $V_c$  rises with time exponentially with time constant  $R_pC$  where  $R_p$  is the channel resistance of the charging PMOS transistor.

#### 4.2 Inner-stage mismatch

Gated delay cells in both forward and reverse directions should be identical such that if  $\Sigma T_{in} = 0$ ,  $\Sigma V_c = 0$  will follow, as illustrated in Fig. 4(b). Should a mismatch between forward and reverse gated delay cells exists,  $\Sigma V_c \neq 0$  even though  $\Sigma T_{in} = 0$ . Similar to delay-line TDCs, per-stage delay mismatch in either forward or reverse directions gives rise to the nonlinear characteristics of the time integrator.

#### 4.3 Inter-stage mismatch

The range of the time integrator is set by both per-stage delay and the number of the delay stages. Inter-stage mismatch deteriorates once the number of the delay stages is exceedingly large. In order for the time integrator to have a large range without employing a large number of delay stages, the per-stage delay can be gradually increased when moving away from the middle node of the delay line. This is particularly true for  $\Delta\Sigma$  TDCs as  $\Sigma T_{err}$  is zero ideally in the steady state, the per-stage delay of stages distance away from the middle node can be made large without affecting the performance of the modulator.

#### 4.4 PVT effect

Per-stage delay of BD-GDLs is subject to the effect of PVT (process, voltage, and temperature). If one wants to have a precision value of the gain of the time integrator, BD-GDLs need to be calibrated. The per-stage delay of BD-GDL can be calibrated using a delay-locked loop approach similar to those used for calibrating delay-line TDCs.

#### 4.5 Threshold voltage mismatch

The threshold voltage of gated delay cells, denoted by  $V_{T, GDL}$ , and that of the quantizing DFF, denoted by  $V_{T, DFF}$ , should be identical. If  $V_{T, GDL} < V_{T, DFF}$ ,  $V_{1p}$  will be set to 1 before  $D_{out} = 1$ . Otherwise,  $D_{out}$  will be set to 1 before  $V_{1p} = 1$ . The variation of the time instant at which  $D_{out} = 1$ affects when time error signal  $T_{err} = T_{in} - T_{fb}$  is generated subsequently the transient behaviour of the TDC.

#### 4.6 Charge injection and clock feed-through

The load capacitor is isolated from gated MOS switching transistors by either a PMOS or a NMOS transistor. The effect of charge injection from the switching transistors and clock feed-through from the gating signal  $T_{in}$  to the load capacitor is therefore minimized.




Fig. 4.1 (a) Residual voltage nonlinearity. (b) Inner-stage mismatch.

### 5. Design Specifications and Simulation Results

This chapter presents the design of time-mode all-digital  $\Delta\Sigma$  modulator including all the building blocks used in the design. The all-digital first order single-bit  $\Delta\Sigma$  TDC with single-ended BD-GDL time integrator is designed in an IBM 130 nm 1.2 V CMOS technology and analysed using Spectre ASP from Cadence Design Systems with BSIM4 device models. The BD-GDL has a total 30 stages with per-stage delay 60 ps. The outputs of the 15 stages on the left of node M are initialized to 1.2 V while and those on the right of node M to 0 V. A sinusoid time signal  $T_{in}(t)$  of frequency 231kHz and amplitude 333 ps is fed to the TDC.  $T_{in}(t)$  is generated from a 231kHz sinusoidal voltage signal of amplitude 100 mV fed to a clocked differential voltage-to-time converter with external load capacitors of 50 fF and clock frequency 33.33 MHz [42]. The minimum quantization noise is per-stage delay. The addition/subtraction of feedback time  $T_{fb}$ , is approximately  $1.2T_{in} \sim$ 1.5  $T_{in}$ , to/from  $T_{in}$ . Fig 5.26 shows the transient response of the output of each block in  $\Delta\Sigma$  TDC. The transient response shown in Fig. 5.27 depicts the change in the digital output " $D_{out}$ " of  $\Delta\Sigma$ TDC with respect to the analog input signal " $V_{in}$ ". Fig.5.28 shows the spectrum of the proposed  $\Delta\Sigma$  TDC obtained using FFT analysis with 2048 samples and a Hanning window. First-order noiseshaping is evident. Furthermore, the large harmonics are present in the spectrum of the all-digital first-order single-bit  $\Delta\Sigma$  TDC due to the nonlinear characteristics of the single-ended BD-GDL time integrator. The stage at which the output of the time integrator is quantized is stage 2 on right from the middle node. The  $\Delta\Sigma$  TDC offers a SNR of 34.64 dB over frequency band 48.27~231 kHz with OSR of 68 and consumes 293.8  $\mu$ W. In Table 5.1, the performance of recently published time-mode  $\Delta\Sigma$  TDCs is compared with this work. In Table 5.2, breakdown of the power consumption of  $\Delta\Sigma$  TDC.

Ref.	Tech.	V <sub>DD</sub>	BW	OSR	Res. (ps)	PWR	Order
	(nm)	(V)				(mW)	
[4]	130	1.5	1 MHz	25	1	2.2-2.1	1st
[6]	180	1.8	400 kHz	348	8.7(*)	0.78	1st
[45]	130	1.2	100 kHz	250	11	1.7	3rd
[8]	32	1.0	100 kHz	50	4.4	0.25	1st
[43]	130	1.2	231 kHz	54	10.8	0.0046	1st
This	130	1.2	231 kHz	68	6.0595(*)	0.2938	1st

Table 5.1 Performance Comparison of  $\Delta\Sigma$  TDCs.

\*This is the effective number of bits

#### Table 5.2

Breakdown of the power consumption of  $\Delta\Sigma$  TDC with single-ended BD-GDL time integrator.

Block	Single-ended (µW)
DTC for quantization	137.6
Time integrator	45.52
Tin-Block	12.25
Differential VTC	85.65
Other blocks	12.78
Total	293.8




Fig. 5.1 All-Digital Delta-Sigma TDC test bench




Fig. 5.2 All-Digital Delta-Sigma TDC

				-				a =		1	ā.,				ц.	-	2	-		♥.	-	54		<u>.</u>				. 24	2		~					. 1		
												<u>.</u>		<u></u>	- 81					12			10	<u></u>				<u></u>										
		85 20	20	12						20 J	91. 15	85 30	22	3	0	32			93 54	2	3		12	97. 24	85 - 7 30 - 1			N.	2	10	5		95. 25					
	ā.			8				82 83	e.				197				3	•	3	6		*	-2	di.				10		10	3	-	d.		12 8			
2. R	2	2			10 27		n 11	12 R			2	20	1122	1	18	10		122			34			21	8	8 8		22	2	110	e.	10	21	n 1	10 B			21
ie – 17	2	31	•									31	-3	5		7.			ų.		74			3	3	5		7	1	•	ų.			2	.s. 3			31
2 2	22	8			23 B		8 =	:: ::	:	8	1	83		3	5	8	1	-	8	5	8	12	23	3:	8	: :	:	31	3	52	s	22	9A	8	1	s s	8	ŝ
	1	2	20	2	10 - 31 -		a =	20 52		19	ŭ.	10	20	12	9	39	12		11	2	31	2	18	2¥	31 1	SI .3	1	×i.	31	10	9	18	1	31 3	28 5	2 2	9 35	31
3 E	6		192	3	82 - 55			-2 3		6. 1		8	182	3		8	3	197	12	6	8	3	-2	13	8		1	10	8		8	10	6	6	82 8			
	2	21	100				N U			18 1	2	20 	1122	8	10	35	1	1122	1	10	10		12	21	N - 1	8 8	1	22	2	1122	1	10	1	N 1			(* 31 	21
															•					G			. т	. 1	· Vin-	$\leq$												
		3	20	12						20 )	1		-	8	2	33	12		99 194	ND.		VDD.	Phi		ļ	√in+		24	85 34	10	6 5	12	98. 34					-
	ā.			8						2			1.0			1	3	<u>-</u> :															d.		-12 R			
2. R	a	21	120	5	11 22		N 0	e 1		18	2	71	1122		18	1		Tin-		5 <b>•</b>	G		<u>_</u>	τ	Ĭ		≤, .	21	71	110			11	N 1	<b>1</b> 0 1	e 1		21
$\mathbf{z} = \bar{\mathbf{z}}$	3	22	120		1		2	10 11		2		2	23	1		35			V	2	GND		j.	Ph;		V V III	د + ۰	3	2		3	i.	4	2	28 2	1 7		20
8 8		30	•		91.19				8	<b>1</b>	12	5	-	1	•		3 <u>-</u>	- <u></u>	• Tin +	•	мс. 19	38	2	10	5	e. 19	9	19	3			9	19	8				5
5.5		•	d <sup>e</sup>	•	1	r.	8.8	ř.		i i	1	k.	1	•	2	ii.		ĺ.	+	ŝ.	ii.	•	•	8		1		2	•	añ.	ł	•	•		ñ i			•
× 8	6		197	×	-9 (S		a a	-8 8				•	2	3			3	2	1			×	-2	(i <del>:</del>	8	3	2	6				÷		2	-22 - 2			
	8	2		•			* 5	8	:	28	2	20	1182	÷	20	35			ż	20	35		1	21	2	81 12	1	81	*	122	1		3 <b>1</b>	8 1	:		34	20
											39	-		-	1								10	33	8 - 1 			33			8		33					
	. 7		0	. c				]	]	AS - 1		a. 2		3	2	10.	30 12		3	2	10.	а 2	20	99 93		а. з с. с		10			3		99 59		10 1 17 1	а а 2 2		
		й <u>п</u>	CHECKED.			DRAWN	Bud	PDAT				31	- 20	1					3				r.	2	3				3		3				-10 - 1			3
2. 10		-	ÊD.	. É		-		. 8		28 2	2		122			10		112	÷				Γ	].		s: c	18	22	2		÷	10		8				2
	3	20 I	120	2		200				2	5	32	23	• 1	1	35		1	3	21	35	x	1		2	s 8		3			1	8	3	2	88 8		2 - 35	20
	2	10					7:1	10 I				(1)			Vin-	2							•						1		ALLA	Ś	52	5	10 3	. 20		
Þ	÷		20	•			N	UPDATED			•	1	-	ł,	Ī	1	•	af i	i.		ł	÷		÷		•		•		8	Ŧ	-	•	8. 8	6	ZONE		
16 - 10	2		- 20				. 00.	1			2	31	-20	•	ŀ			-	1		2	÷		2	3		40	1	-	- 10		10			-12 12	REV		31
	2	1	12		1 10		2017			82 I I	1	85	1122	8	5	8	10		8	5	8		2	34 	8	8 8 		38		<b>1</b> 2		8	94 	8		·2	8	8
							1						1	Vin	ί.	1	<u>ç</u>	7										1	Ph		Òn	7						
	UN N		10	2 2						V[	ĎD			$\sum$		S IGN			0	ŝŇE	)	а Ц	10	94 92		ĠNĖ		/	IGN	VCI				VDE	2			
a 10	SCALE	·A ·	SIZE.								i.	31	-20	10	Ē		7.			1				i.	1			i.	10	VCDU Phio	9	10		1				
10 M		8	S		NU - 10					81 3	2	85			1	2/	2 181		15	5	8	10	21	92	8		1 11	11.92	.\	\ <u>P</u> ./	1.	811	94	8 -	10	s 5		8
3 8	3	3	CAGE NO.	3			3	20 S		2	i.	3	20	92	K	7.	2	20	9	2	33	2	18	1	3			ă.	3	Y	9	10	i.	3	28 5			3
8 8	æ	5	0	3	$\sim$		· T	7		*	12	35	•	1	16	1	32		18			32		12	5	: :		12	5		*	22	10	5	3	ESCF.		5
1	•		e <sup>sto</sup>			5	C	j			•		1	ł				8	ł		ł	•		÷				•			ł	5	•	8. 8	e i	DESCRIPTION	ŀ	8
S. 17	8	31	- 35	×	$\mathbb{O}$	5	. —	i		8		071	5	3	8	÷			3	8	74	×	40 C	11	3	3		10	31	-	÷.	i	сі Сі	31 F	λς (1	.z .	REV	8
	20	Al.	DWo		5	i I	$\Box$	+		8	2	. 0	2.	8	10	·Tin-·	10		8	5	8		12	91	8			34	8	H				8		5 5	REVISIONS	. DWO
			DWG NO.			)	·							-										2						le le							0.	NOS
		$ \bigcirc$	j		erentiai	+		]				80 I 10	100							50				9. 10												ĺ		300
		$\boxtimes$	2		0		.0					23 31	- 25	3						10 A			10					14 14	31		3							10
a 19		0	2	2			IN FOREKN	- 		81 3	17	8	110		6		30		1	5		201	11	91	8		n 18		5	212	c.	MI	21		12 8	: :		DWG: ND:5007.31928
	SHEET .	/	1	2	<		$\cap$	)		2	i.	7	201	52	2	35	2	10	52	2	35	1	18	15	3	i i	B	1	3	10	52	12	1	3	18 5	p		22
* 8	1	5	1	3	$\leq$	-	. 入	-		e i		i.		3			8	•	2		2	3		d.			e e	4					d.		2	DATE	2	
2. 8	2	<u></u>	7.				$\Box$	)		18	2	21	122	1	28	1				10	1			22	2	8	n R	22	21		ŝ		21	N 1		8		21
2 3	3	C	)		.ζ.	)	2 I.	28 2		2	4	ž.	123		2	35	i.		3	2	35		i.	33	2	5 5	1	35				2	5			-	5 35	20
10 13 	OF .	N	Ċ		10		8 =	2 2		8	8	8	•		8	8			8	8	8	•	13	31	8	8	1	34	1		6	10	91	8	1	AP		또
		Ó	j	2	ar 15 11 - 15				1	20 - 3		98) 13		54 	2	351	3		99 	20	351	381 13	10	ан 1		a i		24	68) 1.1	-	32 	80 - 1		ai 1 1		APPROVED	31	
3 E	100	2011	REV.		81 B			-25 (2)		1975 - 1	18	81.	183			12			28	100			-	13	8111			13	8	102			15	81 1		9		REV
		<u></u>		2/ ×	10 2		A 10				5 5	21		1	2	35	3) (4)	-	1	8	25	4) 	10	81. 73	2	e d		23. 	2	1022	1	10	28. 16	8 1				
																				4																		

Fig. 5.3 Differential VTC




Fig. 5.4 Voltage Controlled Delay Unit (VCDU)




Fig. 5.5 Digital-to-time Converter (DTC)




Fig. 5.6 T-Feedback

ISSUED SCALE
CHECKED SIZE CAGE NO.
CHECKED
DRAWN
Aug 13 18:05:16 2017
G
1D
1.5
netØ87
Bin Vorw=34.on
120 T20
<u>íÓD</u>
•
ZONE REV
· · · · · · · · · · · · · · · · · · ·
· · · · · · · · · · · · · · · · · · ·

Fig. 5.7 Buffer1 for T-Feedback

$\begin{array}{c c} \text{VDD} \\ \text{VDD} \\ \text{WDD} \\ \text{WD} $	
$\frac{V\dot{D}D}{CND}$ $Bin$	CALE · · ·
$\begin{array}{c c} V\dot{DD} \\ \hline CND \\ \hline CND \\ \hline CND \\ \hline \\ Bin \\ \hline \\ Bin \\ \hline \\ Bin \\ \hline \\ Gin \\ \hline \\ $	A
	SIZE CAGE NO.
	- Rilfers
	D 2 7
Bin = 1	4 4 4 4 4 4
VDD         GND           GND         VDD           Bin         VDD           met54         mf=1           mf=1         mf=1           GND         mf=1	
VDD GND Bin Bin Bin Hets4 Ret54 T21 Main Hets4 T21 Main Hets4 Hets	GND
VDD GND Bin Bin Bin FIG CONE F	
VDD GND Bin Bin Bin Hig VDD Hig V Hig V Hig V Hig VDD Hig VDD Hig VDD Hig V Hig V Hig V Hig V	net54 w=8
VDD GND Bin Bin Bin	
GND GND Bin Bin Bin Bin Bin Bin Bin Bin Bin Bin	
	•
	2 10 10 10 10 10 10 10 10 10 10 10 10 10
	Bout
	nf=1zø.øn
	net54
	DD
	4 4 4 4
	• • •
	4 4 4 4 4
-	1 1 1 1 1 1 1 1
	DESCRIPTION
	REVISIONS

Fig. 5.8 Buffer2 for T-Feedback

										.\$								_						
•	<u> </u>		•		<u>.</u>		•	4 4	<u>a</u>	· 1 · ·	3	<u>.</u>	<u> </u>	<u> </u>	4	20 20		• •	4	18 A	+	45		•
																				1				
													רי שייי		S.	8 A.			2				*	
													-				-				-	100		
2		a a a	2 B B	147 546	2	14	. 13	2 2	5		12		<b>.</b> .			a a	(a. 1)			12 12		4		a a
4		1 1 1		• •	÷ +	2				ē ie		4			<sup>1</sup> 4				-		27		4	
	5 a 5 5				1 0			-	22		2	a .	<b>.</b>	1		51 IS	5	• •		•	1	-	15	1 I.
			• •	÷ •	÷ +	e 3				•	÷	· ·				• •			(it)			÷		• •
÷			• •		•	1	•			•	•	• •				•		+ +	*	1 1	+	•	4	× +
*				•	· ·	1			4	•		1	l Vin	7					*	• •		*	8	· ·
1: •					1 1				G	ND		SE .	5 Inverter		V	DD								
-							Ċ	4	4	n 1		1	rter /				$\geq$					4	14	
	r			4			. 🛡	4	5		-	1					Ţ		2			2		
2										** **		(	₽)						*:					
	a af as sa		• •		+ +		2.00			•	ж	•	- K - 3					• •	+	8 3		*		• •
	e 9. a a	a a a										· · · I		Ð	×.	0 2	-		-				4	
- 2	1 A A A	a - 14		•	21 - 21	4		1	9		3		2 3		84 	a a				• •		47	1	
8	e al tela		8 8 0.	S (33)	0.00	© 3	1	3	2	24 - 22			52 A	1	15	8 2	30	8 B	17	s:	7/	10	12	1 1
35				•	• •			•			(7)		- 22	( ) (*		* * *		• •	-	× .	5	-	13	×
÷.,		0 0		1							(e) (a)											*		
	CHECKED	ÓRAWN CHECKED	updated . Aug 13				B AND	Þ									AND							
	, °, ê	ê z		GN	1D		GN.AN	5	_		DD		GN	1D		GN	Ad	<u></u>	-	VD	D			
4	8 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 1	a				э.		. 0	9	a				18	4	. 0	0.0	Ρ.		4 4		42		i e
-	1 11 10	a	7:3	40.044	x - x		1.~	.).	9	61 - K	4	а. — т	¥. 4	÷.	5	. (.	~	) .				20	4	
0		1. (A. )	17:37:44	(a) (a)	$\mathbf{r}_{i}=\mathbf{\hat{r}}_{i}$	8		1 1			1	$\boldsymbol{\theta}_{i} = \boldsymbol{\theta}_{i}$	1. 1	i.	4		T	1 1	÷.	8 8	C 16	ZONE	i.	4
5	6 9 K	a - 14	4	· ·						e e	1	1.	10 1		<u>.</u>	1. A		1. 1.	Ø	. 7		REV	1	i i
			2017	(4) (4)	* *		• •	* *	1						2							2		
															8		_							
	8 0	* * *											1.   .											
	SIZE A SCALE										34	]							-		-			
		a a a		5 - Car		9 B	. 25		3			(i							1	4 14	-	-	12	
2	CAGE NO.	NE 10 73	20 12	32 - C23	20 - 20	<u>a</u> - 3	20	2 2	ĠN	'n.	2	6		1	4	VĎ	)	i - 5	2	2 3			4	
<u>.</u>		a a a	U	1 . S	1. 1.		• • •	3 7	UN	-		-ĮΖ. (	D P OR	3	-		_	5 B	10	2 3		DESCRIPTION	R.	
3	5 2 5		$\Omega$	3. 35		18	1 16 1	* *	4	31 25	1	1	~	1.		5 5	10	it 10	1			PIIO		2
			<u> </u>			8.8			34				Ý										REVISIONS	
	DWG NO.	$\times$	5								.,												SIONS	DWC
	NO						• +:		4	40 K			•		12							+:		U1 U1
	I Q1			a	4 ¥.	8.0	GND	VDD		10 - 10						e			8					00
÷.	$\underline{0}$	$\sim$	$\Omega$	al al		8 S	$\Box$	Ū.	5	83 - 32	37	a - 1		4	4	1	31 I		i.	a a		- 42	12	DWC. NO500731928
	0			· ·	• •	8	•				8	• •	¥ .			• •	-	e •				•		10
4	SHEET	$\cdot \times$	(D ·	· ·	* *		7	VDD		<u>*)</u> , *)						*) (*)	e. 1			et at	+	DATE		28
÷		· · ·	$ $ $\sim$ $\cdot$		÷ ÷	8.9		ŏ	l a	43 - 40 -	3	4 A	- 41 - 4	(i) (k)		4 ( 4	(A) - 1	÷ - 6	- 14			TE	19	and .
			· · ·		0 4			a La	4	30 - 30 -			17 X		5.	2		• •		4		*	143	
	0										1		M 8		S				2	8.5	-	1	32	*
	۹ N									10 IN						5 5 						. APPROVED		되
2					20 - 20	4	. 45				¢.											ROVE		
-	REV										2			÷.	С <b>.</b>	2 2		1 2	2		-	0	4	REV
*	l l		1. 1.	J	10 20	<b>a</b> 2			2	1	2		10 1				8	0 10				2		ļļļ
										т														

Fig. 5.9 2x1 MUX for DTC




Fig. 5.10 Tin-Block

· ·		1.7			2			0				10					**	-		ŧ.		-				~				-23	- 5		2	4	ł.	2			
×. +	3	0		8	×		31	25	8	8	28	.90	30	10	84	2	1	8	18	•	۰.	8	×	38. 1		-86		3	38	10		3	3	3	80	8		• •	]
8 - F	(x).		*	×.	87.	34		6	3	8	3	18	8		8	1	+ ;	÷		4	2	*	•	3	3	6	e.	÷.,	3	20	÷.	ж.		24	10	12		• •	
25 (ii)	12		÷.		÷.	14	3 <b>5</b>	10	Ъř	•	11	10	35	8	<u>3</u>	4	45		8	+	1	22		4	4	13	i.	à.	3	22	÷	Зł	2	84	-23	ž.	4	•	10 A
5 5	10		3	18	2	12	3	13	1	3/	3	12	\$ <u>6</u>			10	20	2			*	24	<u>e</u> .	1		- 53		1		24	1	2			1	1	8	•	1
1. 1	3	12	1	30	÷1			0	5	•		24	<u>4)</u> ,	3	1	2		40 10		1	*	1	*	e.	1	57	1	2		10	20	2	1	1	12	3		• •	
16 F	28		9	1	ж. П	1	а С	0	0	£	10	10	40- 1	*		3	10	•	9	+	•	2	8	38	90		3			10	1	а С	a	10 1	10	×			85
		16	1.0		а 1				- 6		10	- 60 - 10	45	*				1			*	*	*		-	- R.C.				10		а 		54	**	8	1		
5.8	1				3			83 10	4	1	3	2	8		e .	2						•	2	2	3°	-		(*) 		10		2	3		*				
	-			10). 110					ar.	*	93 74	10			10	4								-+			4	a.	1.4	-		4. 4			40 40				
ю. к	14				i.	34		-	i.				*			4	÷			4		R.			3		i.	e.	3	-		26			13	×			
	a.	54	a.	+			а.	12	i.	4			+>		+		46	2	4	4			4	÷	4	-22		35		-	2	+	14	4	+	4			
	3									5		- *))	15				- 1	5						Ś.		-		3		-			13	13	2	2	-		
• •			12.	*2	\$		S.*	82	2			1	20	1	1	a.	18	1			*	Q		Ĵ,		-		1		2		*	e.	a.	10				
10 H	æ	(r		13	÷	a.	Sł.	12	×.	(8)	-	÷	*	+	3		+)	+		÷	-				9	-	6	a:	1	10	÷	÷	18		£5	÷			• •
				•	•	6	<b>.</b>	22	×.		<i>.</i>			4	4	÷.	49	2		•	÷	5	4	VDD	•	1	•	•		•		×	94	<b>.</b>	•	4	-		
	¥.		1	÷	÷.	1	•	10	2	i.	S.			3		4	-27		•	72. -	-	► Toout	2	Ď	S.,	2	•	Щ.	•	3	2	a.	2	4	•	26	2	• •	•
5		87		15	*	4	8		12	•	;	- 53	82				+				-	÷		28	1	1		*		-3	18		3		-	7	•	• •	2
10 A.	a a		0	*	2	10		15	27	•		10	36	ð.	13	1	10	•		e.	÷	10	1	3¥	1	•	÷	2	12	$\mathbf{v}_{2}$		*	3		-	10	e.		8
	22			•	8	4	•	-	31	14	ě.		43			•	*	-	-	2	•	-1	ан С	4		20	•	•	9 <b>4</b>	-2	•		4	-22	•	*	•	• •	
			14		a.	-		26	i.			4	2		4	4	40		1		•		. 0	H.		2		35.	2	23	4	4			12	2		• •	
2 14	1	75	Ŷ		Ĥ	DR	Þ	> 1		*	1	23	<u>.</u> 2	5	8	2	<b>T</b> 11	8	8	1	13	52	nio			33	8	\$	1	20	*	8	8	3	2%	3	2	•	1
53 (f)		E	CHECKED	9 10	ECKE	DRAWN	CL BNY						4): 				*				•	*2				10	1	1		-5	12	10 - (-	1	3°.	*	*			
	3 C		9		8	1		1.0	]	-		2	45			1				4	-					2		*		10	10		24. 74	34 54	*	-			
10 2				2			-	4			17																1			1	2	4	4		10-	-	-		
$\Rightarrow$	120					28	.5	1			12	15	80												2					10		10	87. 28				ZONE		-
							1/:50:26	2			1		÷:			3	e:		<u>.</u>			5				20	¥.	3		10	e,		13	22			m.		
	×		(e)		2	÷.		2		×.	5	ίć.	*:		÷.	ġ.,	1	8.	4	4		1	GN .	lin	/	1		DD	3	6	i.	Ű.	÷.	S.	6	ž	REV		-
-	÷	-	4	÷		-	11.07	2		÷		e.	48	+			V.	and	î.	4	1	. 1	0	auff.	<u> </u>	-		υu	-	e.	$\overline{\mathcal{L}}$	÷	4	1	1.	÷	~		
	2		20	-20				1			02		v.	30	2		. d	ä.	5		•	-	/0	Sin Buffer n	10	1	1	5		10	- 12	3		2	•	1	÷		
5 10	S	T	(0)		_	-			-	1	SI	2	20	1		2	20	<u>*</u> )	1		1	12	- F	1.	0		1	3		12	1	3	2	2		2			-
10 A	SCALE -	Þ	SIZE	×	a) A	3		22	3	1	24		<b>9</b> 2	4	54	14	41;	×.		4		23	8	39.		3)	1	8	4	10	33	31	÷.	81	1	8	4	• •	÷.
		1	CAGE	•	*	2	×.			14	•		1	-		1	*	-		•	•	*			•	1	•	2		-20	•	*	4	84 	•1	*			
		'	ĢE N	-		1	•	•	1	1			4		•	•	1	•	-		1	1		00		136	•	4		1		·	3	•				1	
	3		NO.		87 10			$\square$			1		15		1		Ť					-		ut		10	1	*	1	•		3 	1		12	10	DESCRIPTION	[	
50 75 51 90	6		12	10	22		.0	5		120	94 73		2.5 22			31	10					2	100		31			2	1	-0)				24	15	1	DILdR	[	
2 10	2		35	2		-	-	5		4	74		20	122	2	-	25	2	12	1	23	28	12	-	64	26	2	2		10	-	14	9	3	22	10	Ň	RE	10
5 70			DW					+		15	22	- 50	3/2		12	2	70	-	15		•	-		1	3					86		1	57	5	125			REVISIONS	Dy
-			DWG NO.	28	.(	$\supset$	.—	5				*	*				*8	2		it.		•			8.		•	*	6 <b>*</b>	•		*	20		+8	*		S.	C ND
	2	(	лĬ	21		Ť				З.	1	÷.,	45	4		9	-	÷.,			•				9		÷	i.		•2	i.	a.	14	<u>34</u>		4	4		DWC ND500731928
$\mathbf{i}_{i} = \mathbf{i}_{i}^{2}$	6	K	5	30		t		V			9	12	45	i.	1	3	ā)	•	(2)	1		2		1	31		8	а. С	3	8	γ.	SV.	52	•	43	4	3		07
$\vec{v}_{i} = \vec{v}_{i}$	8	K	5	÷			5	2		<i>x</i>	6	P.	Ť		3				8		÷				2			1	9	1		ě.	5	2	17	8			51
2 2	SHEET	1		32		4	'n.	3			3		36 36	1	×.	4		•2	*		•	5		a.			10	8		10	х.	3		3		3	•		92
* *	E	i	7-7	<u>.</u>				-				1	36			3	-	ę.		3			15		<u>e</u>	-55	<u>.</u>	2		- 23	×.	2	18	18	1	15	DATE	• •	00
e e	2	-	N	+5	4	5				4	24	10	36		2	9	¥3	e.	4	5	•	•	×.	÷	0	-63	i.	3	6	(i)	×.	э.	14	14	•	(i)		•	
10 A	2	i c	5	10	(B)	8				a l	14	12	¥8.	a.	14	4	11	2	1	4	÷	1	1	4	19	÷1	4	άř.	14	<b>1</b> 10	12	4	4	54.	1	5	4		1
5 5	· OF	2	5	30	ð.,	3	<u>.</u>	30		2	18	27	76	150	10	3	70	2	5	7	•	1	0	<u>.</u> t	3.5	50	15	R.	22	12	10	3	3	3	*35	30		1	N. 192
5. SI		0		12 	-37 	3	8	12		15	32 	35	<u>*</u> *	20	1		15	1			•	-	1		25	52	5	21	22	10	12	2	18	22	5	*	PPR		되
		C		*5	4 		2 <b>*</b>	18		*			*2	(4)		2		•			*	*0				¥.	*	90 80	8	42 22	- X.	9	94 10		40		APPROVED	[	REV
14 - 14 14 - 14	1	1	P.					1	1			- 25			1		*1 21					- 2		·*		20			14 12	-					- 22				2
																-	+ -			4.	•																-		
		85	856	38	35	18	90	10	35	2	393	1.33	1	- 22	58	22	12		22.3	1	128	182	555	122	351	28	10	- 38	12	22	12	1	18	20	10	- 22	191		a 18

Fig. 5.11 T-offset




Fig. 5.12 XOR2 Gate

$B = \begin{bmatrix} I & I \\ I & I $	To red $red red redred red redred red redred redred redred redred redred redred redredred redredredred red$	$\begin{array}{c} \text{Figure}_{\substack{\text{w}=4, \text{w}=1\\ \text{m}=1\\ $	$\begin{array}{c} \text{Fig} \\ \text{H}_{m=1}^{\text{H}_{2}} \\ \text{H}_{m=1}^{$
TØ TØ TØ TØ TI T1 T1 T1 T1 T1 T1 T1 T1 T1 T1	To red $red red redred red redred red redred redred redred redred redred redred redredred redredredred red$	$\begin{array}{c} \text{Figure}_{\substack{\text{w}=4, \text{w}=1\\ \text{m}=1\\ $	$\begin{array}{c} \text{Fig.} \\ \text{Fig.} \\$
TØ TØ TØ TØ TI T1 T1 T1 T1 T1 T1 T1 T1 T1 T1	To red $red red redred red redred red redred redred redred redred redred redredred redredredred red$	$\begin{array}{c} \text{Figure}_{\substack{\text{w}=4, \text{w}=1\\ \text{m}=1\\ $	$\begin{array}{c} \text{Fig.} \\ \text{Fig.} \\$
Biom GND GND GND GND GND GND GND GND	2.6m 3.6m GND GND M=1 GND M=1 H=126:6n nt=1 H=126:6n nt=1 H=126:6n nt=1 H=126:6n nt=1 H=126:6n N=1 H=126:6n N=1 H=126:6n N=1 H=126:6n N=1 H=126:6n N=1 H=1 H=1 H=1 H=1 H=1 H=1 H=1 H	$d_{r,om}$ $d_{r$	$b_{som}$ $m_{m=1}^{r_{4}}$ $h_{m=1}^{r_{4}}$
	$\begin{array}{c} \text{VD} & \text{T4} \\ \text{m} = 1 \\$	$\frac{v_{m}}{m_{m}} = \frac{1}{1}$	vu H=1 H=1 H=1 H=1 H=1 H=1 H=1 H=1
		$\frac{v_{m}}{m_{m}} = \frac{1}{1}$	vu H=1 H=1 H=1 H=1 H=1 H=1 H=1 H=1
		Parth AN	Parth Parekh AND2 INFORT

Fig. 5.13 AND2 Gate

Sel VD Sel VD Sel VD Sel VD Suvertar Su	
	a) (a) (a)
<u>GND</u> <u>VID</u>	
<u> </u>	
<u> </u>	
<u> </u>	1 1 1
<u> </u>	
<u> </u>	2 ( ) 2 ( 2)
<u> </u>	2011 C 12
<u> </u>	
I4 JPDATED Aug 13 17:56:4 Aug 13 17:56:4 HECKED	
<b>3</b> 17:56;4	
± 1 156.4	8 8 B
	. 20
	ZONE
-	
UND SUCCESSION SUCCES	REV .
	1. 2. 2.
	1 (1 d)
	DESCRIPTION
	RIPTIO
	N RE
	REVISIONS .
S S S S S S S S S S S S S S S S S S S	
	m
9.N	
	-
	ROV
a <mark>a kana kana kana kana kana kana kana </mark>	APPROVED
<u> </u>	ROVED

Fig. 5.14 DEMUX for RS and LS signals




Fig. 5.15 Edge Alignment Block

D				18		,										.\$	į.							5			ļ	5		E.			-
		2	s				1	1	-	2	•	-	ľ	•	2	÷	1	•	•			ł	1	2	•					ŝ		1	
				÷			•					•					•			5	•	100	2		•			÷	3			÷	
1				1 1					1		8	- 10			1	2 2				*			1			6 14 6 14	1						
	-			0 3										•		20 20				1									10	1			
		2	1	÷					-			-		•		÷	1	•		÷		1	•	1	2	-	1			ŝ		1	•
	:	8		÷	• •	÷					÷	•	•			<i>.</i>				1	•		8			1	•		÷		• •		
8	8			ň.					i	i i	1	•	•	1	1	1	-	•			-	1	1		8				1	ŧi			
													α	]																			
2			e - 4	i.	2				22	2	2	•			6	2	-2	Y			•3		**		2	s			2	22	•	·	2
	÷		• •								e.		8				0						ŝ				1	·					
										÷	•	10	1	1		1	10		1 0	2	80	1	10	2					•	·		•	
													2																				
8		6 8	1 K	1			8 45	14	10	2	2	10		2	3	2	15	3	2 3	ž.	15	i i	1	;	_þ	• = •	VDD	24	÷.	4	1 1	14	
8	2	с <i>г</i>	8 8			1	•	i	•		*		î	î	2	×		1	1	*	•	1 J		~•		L	U		×			ł	
	ň	1	N			1			•	•	•	10	1	ł	·	1				•	1	if.	ł.	· m	<u>vorv</u> =120.øn nf=1	5			•	f	• •	•	1
												•								•				·	10.0			-					
		1	2 2	÷	1 1			2		4	2	ži,			4	i.	2	-	1 13	ž.	35. 25.	2	2	ž.		6 6	2		2				
	ISSUED	· H	ĊHE .	DR/	Þ.	Ę.	1	1	1	÷	8	2	1	1	<i></i>	8	1	1	1	8	-27	ñ	1	1	8		ſ	•		-	V{	DD.	
•10	UED	CHECKED	CHECKED	WWN	Aug 13		1	:		÷	•25		4	•		2		÷		,			37			1			•10			÷	
	1				сл							<u>ה</u>	1	œ	net11				>	1	•				J		5		1	8			
	2	10	2 4		17:5		GNE	)	-	27.	•				÷	-	÷_[	•	1	<	20		<u> </u>	~•		1.	ADD .	_	2	-		24	
Þ	8	1	8 8	2	17:58:59		•		1			Ē	af∎ E	≼ 	- . 	8	B		TØ	1		î.	r.	-m	<u>voq=</u> 120.gn nf=1		6			1	ZONE	1	4
	1	×.	8	2	Ø.		i i	1				<u>_</u>	<u> </u>	Ê				1-120.0n	÷ .	•		2	57	· –	=120.0					1	REV	8	<u>e</u>
					2Ø17						•	•	. an					'n			•••				ðn					Ļ			
8	2	6			7.			2		4	2	10		2	1	2	2	4	1 13		10			2		6 6		2	2	1	0 I	2	
	SCALE	SIZE	8 8	-	6 ič	1		÷	•2	÷	*	-2	ĥ	1		*	1	ł			-27	4	<		8		î	÷		2			×
	F.	- 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10	1	3	1			:	ŝ	·	•		:	•		•	1	:		•		3	:/	2		:		2	1	8		8	2
		CAGE NO.						1					1	*													1						
	3	NO.	1 I.	3				2	2	4	2	45	3	2	4	2	4	2	2 2	8	55 35	10	1	2		5 5	1	24	2	10	DESCRIPTION	12	
8	8		8 8	8	$\cap$	3	i y	1		2	8		ñ	ſ	2	8	8	1		8	1	ñ	ſ	1	8	1	ſ	1		8	RIPTIO	8	2
-00		8			<u> </u>		1	:	-		•2			•	1	2		÷		•		3	57	2	9	1	•		•32		. N	REV	10
		DWG						1					3 13	*				1		•		1					•					REVISIONS	DWG
		DWG NO.	P	_	2 3			1	2	-		50 53	14	45 10	89 84	2	10	4			55	12		2			1	- 0		2			UN N
		7			J	3			-	2	÷	•	2	÷		÷.	•			ň	•		*		÷	s 9		2	÷	ė:		2	ØØ
	.C.X.	K		신	Pare	1	ŝ		ē							•	1	1	1			1	57	8	2			2		<u>.</u>		8	DWG NO500731928
	SH C										•	-3		ň.	4		1	*				1	ň.		•		1		•				192
	SHEET	Z			(.D.) 7			1		10 10	е 4	-	3 3	2 11	8 3	е 1	•3 58	: :	8 R 8 A	е 2	-5	8	е 11	87 24		2 3 5 3		27 24	÷	е И	. DATE		8
		~			5				-			•	a.	8				a.					×.		8			10		8	a 4		
	C	0		2				2	18		÷	•	2	2	2	32	-3		2 8	3	-3	a	22		÷	3 3	2			89 <mark>-18</mark>	10		
8	9 N	O	а на С					1		•	1	23		ň		2	-				23	1	ł.	1	•	s	1		2	ł.	· AP		¥
		Ó			8.8			12			5	53 23	8	Я Ц		3 12	-1 2	8 12	8 8 8 4		-	8	E E	8 8	а - 1	5 F	1	10 10	8	5 20	APPROVED		
		REV	0 <sup>10</sup> 8 8							2	л Ж				17 12	ini M				10 19	-		ii K	2	о і Я і				ň	11 62			REV
11	1																																

Fig. 5.16 NAND2 Gate

2	 [		-			2	•	14 1	8 8 9 9	•		•	98 17				1	9 10	192 - 19	и ан 1 - 1	n) V	-			4	10 10	•	18 1 <sup>2</sup>	4	9 19	97 10	8	•	1	٦
		· ·	•	· ·		52 25	•	10 10	н н 4	•			50 20		•	е й 4 4	- 2		50 20	a a a a	10 10	•	30 20	- -	2		•	- 22	с. С	2			-2	•	
	e w		*			10	÷.	•	6 8	•	N	8	•		2		-10	<i>i</i>	-	n a	17	đ			11	10		-10		11		91	-10	3	•
		• •	•			1	•	1		•	• 2		е П	•			•		1975 197	н н И н			20 20	•	с. Ц			1	4		4 16	•			
•	e s					2	•	10					:::			e e			10	e e	15		-10			5	÷					÷	-2		•
•	6 G	9 - 2					12		•		7. I	1	•		84. 	15 - 54 	- 20	3		а а -	14	12		1	8	4	8	-10	a.	8	•	а. С	-70	9	
8 1				а. с 20 - я		56 29	61. R		8 8 47 8	: :	N 1	•				ы а -				ar a	74 26			8 3.1	21 (*	52 20	е. ж			21 12	8 9	97 94		18 - 14	
8			•			•5	•	•	2 2	ł		•	•	•			1.5	10	3			·	•	2			·	•5	*	1	*	i.		•	
		· ·	4				4	10		1	•	*	-					•	· <	a a	•		193		4	•	38. 100 - 1	•	4				•	3	•
			•				•	-									•		⊻in	н н 1 н												•			
							•		ē	-	32 - 3		-	•	•		•		•	•			-12	-				•		4	41	×.	•		
	· •	· ·	•	• •	1	's	÷	100	2 2	ł	<u></u>	·	2	•	•		15	1		e 1		•	2	2		**		'is	10	1	2		15	•	•
			10	а н а н		н 2	4 4		90. S 10. S	4 1			92 22		9 1	er e a a				an a Vint				1		10			-		20 72			4	
		• •									10				•						35										67		•		
	· - 43	• •		• •			•	12	a 2	ł	93) - 2		-	•		a (	-	4		9. ja	10			÷.	•	-	*				42	÷	•22	•	
	r 10		Ŧ	st - 1		10	•			•	10 S		•			5 5 2 5	•	2		n a a-a				•	27	-2	÷ .			81 10		2	-:	÷.	
	ISSUED	CHECKED	CHECKED	DRAWN	Au	UPDATED		2						4				2	2			4		2		2			4		1			4	
	Ð	OKED	OKED	NN.	Aug · 13	TED	÷	•	e				•	•				4	14		•0			÷	4		÷		4	4		a.		÷	
	a 14	52 ·		a 1	بې ب	10					70 I	•	G	•	•<	~	-10	3	1	n n		:		S ·	. <	•	52 -	•	3	8	1	8.	-10	52	
>			а 4	· ·	7:38	26 25	. (	GNE	) 			• •	GND	ſ	Ē	Vout.	-3	8	•	13 97	InòA			-		22	-	•	VĐ[	D.			ZONE .		-
	1 12		•	• •	ដូ ប្រ	5	·	12	2 2				· Ξ	3 <b>2</b> 11		н. Л	1.5	2		1 1	.9	33		11		.9			2	1	1		2 8		•
		96 1911	•	· ·	× ×	·																11 11	5												
			1	s. 1	20.1	20	42.		на н 1		10 124 - 1			2.21	š⊑ 9	e a La la	•			e e	10 24	<u>" "</u>	120.0r	м, Ч,		•	•		ч. Ц	34 24			REV .	а 12	
	: 3				17:38:55 2017	20 57			•	•	к) 24. 28.				w=1⊔ ₩=120.0n		•	•		e a a a	е 14	m=1	120.0n			е 1			4. 14. 14.				REV .		
1	SC.				2Ø17.	2	12 14	-		•				2.201	<del>8</del> 90 n		•				8 23 23 23	<u>ٿد</u>	120.0n						•		2 2 4 4		REV .		
	SCALE	SIZE			2Ø17					•					10 00 0				► Vo			<u>""</u>	120.0n										REV		
	SCALE	SIZE			2Ø17										₩ 1900				- Vout			· · · · · · · · · · · · · · · · · · ·	120.0n										REV		
	SCALE	SIZE CA								•					₩ 1000000000000000000000000000000000000				Vout				128.8n												
	SCALE	SIZE			L										10 10 10				Vout				120.00n												
	SCALE	SIZE		· · ·						•					ц 1997 - Станарияния 1997 - Ста				Vout				12,0,0,0 12,0,0										REV DESCRIPTION	а 1	
	SCALE	SIZE CAGE NO. A													<mark>-8-9</mark> 0	4. 计分析 1. 计分析			Vout:				120dn											а 1	
	SCALE	SIZE CAGE NO. DWG NO.		Inve	L										1000000				Vout:				1208.dn										DESCRIPTION	· REVISIONS ·	
	SCALE ( )	A CAGE NO. DWG NO.		Inveri	Parth.										н на				Vout:				128.øn										DESCRIPTION	а 1	
	SCALE	A CAGE NO. DWG NO.		Inverte	Parth.					•					п 1979 197	《外外的》》,"""""""""""""""""""""""""""""""""""""			Vout · · · · · · ·				12,8,8,n					化十分分子 计算法计算法 计计算法					DESCRIPTION	· · REVISIONS · ·	
		A CAGE NO. DWG NO. 5007		Inverter	Parth.										н <del>19-69</del> 19-69 19-69	""""""""""""""""""""""""""""""""""""""			Vout:				1208.den										DESCRIPTION	REVISIONS	
		A CAGE NO. DWG NO.			Parth.										н <del>р. 2</del> м н	""""""""""""""""""""""""""""""""""""""			Vout:				120.dn					化 计上字法 建光化 计计算机 计计算法计算					DESCRIPTION	REVISIONS	
		A CAGE NO. DWG NO. 5007													нин так	""""""""""""""""""""""""""""""""""""""			Vout:	化氯化化化氯化化氯化化氯化化氯化化氯化化氯化 化氯化化氯化化氯化化氯化化氯化化氯			120. đn				化化学 化化学 化化学 化化学 化化学 化化学						DESCRIPTION	REVISIONS	
		A CAGE NO. DWG NO. 5007			Parth.		""""""""""""""""""""""""""""""""""""""								1999 1990 1990	""""""""""""""""""""""""""""""""""""""			Vout	化化化化化化化化化化化化化化化化化化化化			120.dn					化化学 化化化学 化化化学 化化化学 化化学					DESCRIPTION	REVISIONS	
		A CAGE NO. DWG NO. 5007			Parth.										1997 1997	4. 计外部分的 化分子分子 计分子分子 化分子分子			Vout	""""""""""""""""""""""""""""""""""""""			120.00n										DESCRIPTION	REVISIONS	
		A CAGE NO. DWG NO. 5007			Parth.			化化化化化 化化化化化 化化化化化化化化化化化化		• • • • • • • • • • • • • • • • • • • •					ир-ди им	化化化化化化化化化化化化化化化化化化化化化化化化化			Vout:	化化化化化化化化化化化化化化化化化化化化化化化化化							"""""""""""""""""""""""""""""""""""""""	化学生学术学学生学生学学生学生学生学生学生学生学生					DESCRIPTION DATE DATE	REVISIONS	

Fig. 5.17 Inverter




Fig. 5.18 OR2 Gate

10 11	1	т.	34 1	22	2	84	<i>a</i>	24		-		8 B			14	12	2	84	2	<b>h</b> .	11	34	S4	2	1	14	31	22	2	1	11	54 1	22	34	S.,		24	16 3	
· · [	32			12		•	5	18	8				12	\$2		10	2			<u>ү</u>	86		22	8	2	8		-	*		1	10	-10 -17	15			8	• •	1
	1	÷		12		4	÷.		1						3	12			÷	÷		÷	<b>.</b>		4	48	÷			4		÷	-0	÷	() <b>4</b>	÷	4		a n
10.10	S.	2	4	•	•	•	1	S).			•			22	а,	ť.		÷	1	4			÷	1	а. Г			-	1.	S.	1	4	•		÷	, i			1
				-										•		-0						5	÷.	3			5	-0	4			1	-20	5	3•	•	995		
1	•	r.	•	12	•	•				•	ľ	a 12	•	•	•	12	-	•	*	•			S		•	÷	•	12	•	•	<i></i>		•				·		
12 B)	20			1		1		20	5			12 I.S.	10	-56	2	*		1	1		55		22	2	10	34	1	1	1	2			12		22*		5		
				•			2	<i></i>							3	•					-					10		• 1				2	•3						
							47. 10						2						12												GN	2' 5'	ŇD			-			
10.10		4				1	4	S.					5						-2°					12	5	- 12			2	5.0	C	,				4			
				10			1									-												-					Y		se <b>.</b>				
		4	4	-	2		4							-	2	13	1		4	2	4	3	12	i.	4	1	3	-	0		4	- GND -			22	4		15 15	
						2		10						-50							-	Bin	-	*	÷	5				-	18	0	0	,	•		8		
		÷		2			÷.		÷						÷	R				÷	1		- <u>-</u>		9	40	i.			4		÷	-3	i.	(). ().		<u>.</u>		a d
100		4		÷		÷	<i>i</i>	S.			÷	1	9		4	÷	2	÷	jî.	4	2	Y	÷	12	9	-12			2	S.,	2		•	4	÷	2	S.,		
$\sim -\alpha$				•				10						•		-0								4				-0					-20	2		•			
C C	•	r.	а Т	12	•	8 <b>.</b> 9	÷		÷			2	•	٠			-	•	÷	÷	÷	ł	8 <b>.</b>	÷	•	÷	4		•	•	÷.	4	•**		3 <b>.</b>	r.	•	• •	
20 20			1	12	•	1	1	20	5		•	2	10	-56		1		ē.				•		_			1	12	2		1		•10 (***		23	1	3	•	
	4	1	÷	1		4	3	() <b>i</b>		-				•	*	1	14	54	1	÷		÷	1	÷.	4		÷	1		1		1	-	÷	1		4	40 - 5	1
2. B	1	22	•	-	1	8	47	17	8	8			2	1		2	3	3	17		10	*	S.	*	0		ан С	20	38	1	10	1	10	1	S.	-	2	is d	
				10												0		Bin	net52			310	890	net52		<b>₽</b>		<					-20	3910					
		100	CHE	-	유	DRA		A	UP				_	GI	١Ď	B			52					52	ſ	K	L	VDD	ÝD	D			• >						
	IDOUED	5	CHECKED		CHÉCKÉD	DRAWN	U	Aug 13 17:51:10 2017	DATE					Ţ			ה ב	- s				T	33		22	VDTW=3u.øn													
							. 1	<del>с</del> ч.					2			Ĩ	nf=14	1 +	<u>-</u>							<u>اللہ</u> میں	Ø				•		•						
	4	18		1.8				17						1	3	12	10.01	2.							4	0.0r	<i>i</i> .	1.5		4			- 1	÷	. T			-	
-===	S.,			-1		•		άī.		4			S2.	-22	а.	÷		÷	<i>.</i>	4	4		÷	2	S.,		4.	-2	2	Si.	1	а.	-16	4	•	1	ZONE	a a	-
e 16		l.	a l	122				10						0							0			(•	2	51		-		0			-22				. <sup>m</sup>		
e e	•	2			4	•	1	2			ŀ	2 i 2	•	·	4		·	•	÷.	÷	÷		8	·	·	÷		r.	÷	•	÷	÷	1 <sup>2</sup>	4	а,	÷.	REV		
22 22				12		2		217			•	2	10	•		1	2		*		53		22	*		36	*	12	*				•10 (7)		25			12 8	
	<u>(</u> 4	18	÷.	120		1	35			÷		3 i.	1	•	÷.	12	4			1	- 23	•	(A.)	÷.	9	-	ii.	1.3	4	<u>(</u> †		1	-	÷.	().	×.	4	100	8 B
	SC		S			35	ſ		-	4	1		1	10		3	13		17	•	3	1	8	13	1			3	133	<i>.</i> :	10		32	30	3	10	3	8 8	
· · · ·	SCALE	$\triangleright$	SIZE	- 23					1				100	•				<u>с</u>			100	•				-	3	-0		•			•0	3910	3.* 		6996		
	•		CAO						1						·			net52							•	et5			•										
			CAGE NO.	12					]					G	٧D	GNE			Bout		1		83 22	Bout	Ē	<u>d</u>	1.		VD	D.	4. G		33		89. 22	*			L
							-	Ţ	]				-	Ť			Γ.	. L	•			•		-	<u> </u>	KD	L.	ļ	).		-						DESCRIPTION		
				-			. (	$\Box$								E	nf=14	× -	₫.						nf=		12	-0					•0				IPTIO		
	S.,	2	4	-	2.	÷		7		2		1	S.,	1	2.		40.3	50	4	4	.2		·.	12	<u>ثت</u>	204		10	2	S1.	4	4	-10	4	·.	4	, z	REV	
10		1	DW	192	.[	D		5	-					5		12	. on				0				2	4.Øu Øn	÷.	-					•20		::			REVISIONS	
13 I D		4	DWG NO.	-	• 5	Silff:Pi	-	<u> </u>		3		6	1		2	1			4	2	-10	V	23	i.	4	1	311	-	1	4	4	0	-	31	22	4			
		$\bigcirc$	ΠÌ	1	-	+	-	1	۱ ا		•	s 1:		-36		e.				•	34	B	0 <b>9</b> •	*	2	54		•	*	2	1		*10 1		0. <b>1</b>	÷	2	19 2	- No
1 - 1		0	þ	2	. (	Тİ.		J.							÷.	R	4			÷		out	1	÷.	9	10	i.			4		÷.	-	i.	() <b>4</b>		4	63 B	07
8.18	54. A	7	5	ť.		5	-	Y.				1	S.	.2	4	÷	12	÷	1	4	-2		÷			12	•		1	S.	1	4	•		9 - P		201	1	26157.00C
<. e	SHEET	)./	1	-			1						100	•		-0						5		4				-			1		-20	5		•	•		N
	Щ	Ċ,			1	•	-	X	-	•	·	2 12	•	·	•	•	•	•	÷	•	÷	•	8 <b>1</b>	•	•	÷	•	•	•	•	÷	•	1	•	S. <b>.</b>	1	DATE		
18 18	2	$\lfloor $	Y	10	1	2		Ś	-				2	36	1	10			1		53		9 <b>9</b> *	1	10	24	1	**	1	10	1		•10 (11)		33 <b>*</b>	*	2000	14 - A	
	:	ic	51										1		1						-		23			1						2	•		-	-	3		1
· ·	OF	N	51			•	16		1					•	÷	2			12						2	1		2			17		10			1	×		
	100	0	7			8		97.0 97.0	]			6 118 6 118	10.7					97. 197				670) 1252			1111 1121					1111 1927)		100				-	APPROVED		
			REV														(4)																•22				MED		
			V .		1	22		1/2							3	-		14	40	2	1	3	13	12		13		-			4		-63	3	12	4	<i>j</i> .		
16	-		_	_	-	-	-	-												٨															-	_			-

Fig. 5.19 Buffer for T-offset

	*								•	i di tini i i i i i i i i i i i i i i i i i				•			•		•			
	-	•					•						<u>.</u>				•	•				-
	•	•2	÷			1	*		•		2		्र				1	•		*);	•	
	-	•					•		•		•		-		•		•	•		-	•	-
•	-	•		•	•	-	•		•			•		٠		•	•	•	•	•	•	
25	- 5	•	1	1	15	1	2.	2		┝╍∁┋┋╇┥╴╶		1		2	1	1.2	52		10		15	1
•		•			7. <b>.</b> .)	-	•3		94 1				1		2003					20		
•	10	•			•		•		•		×	•	38	10				•				
•	-	•	•	-		-	٠		•		•	•	-	•		•	•	•	•	-	•	-
	1947		(a)	14	(141)	2			1		14	14.5	104	22		32	10		196	90	1.4	140
•	•	•	1.1	•			•		•		•			•			*2		.*	50		-
•	-	•		•			•		•		•	•	•	•		•	•	•		•		2
						Se	•	34						82	19400	3			*	¥2	<b>1</b>	*
1			. •	•	(( <b>*</b> ))			1	•	┝╍∁┋┋╇╻	TIT	11		•	1	1	•	1	.*	55	ः	
						4	•	9	•		× .		4	10			20					-
•		•		•		•	•					•		•	10.000		•	•				
						•	•									*	•			55	37	
		<ul> <li>▲</li> </ul>					•		•		•	•		÷	-		•				÷.	•
0.		•			100		•	12			ΠΠ			•	.*		e	•				38
e.		•					•				44	10	10	<b>*</b> 5	0.000		•	12		52	•	
	-			2		-	•		4	·      · ·	- Parth Powish 				•	1	2			2	1	-
•			•		100			38	36		01960 201-		10	*		ж	*	3 A - 1		80	201	~
			1	•	1.00	•	•	1	•		EL.	•		•			•		•	•		
		•			•	•	•		•		10							•		•		-
24	199		10	100		(6)		528	8		8	1	$\simeq$	•	181	3	<b>6</b>	1	35	20	255	25
•		•					•		٠		,	•		•	•	•	•			5	100	
		•	•					2	•		*	•	•	÷.		•	÷.	•		*	84. -	
6 <b>3</b> 1		•	2.0				<b>*</b>	87			*	•	8	×:	199	8	*			22	53 <b>9</b> 1	
•		•	•	•	•		•		•		•	•		•	•	•	•	•				-
		•				•	٠		•	·     · ·		٠		•			÷	•	٠	•	<b>(</b> )	-
			1	•	1.00	•		2	•				•			•				80		
	1				•	•	•		•	┝╍╘╧┋┋┋╫╻╴╴╸	•		1		•		•	•				1
	*			•									÷		•			•		80		
1		•	•				55					•		<b>*</b> 0		•	•	1	10	<b>5</b> 2		-
•	-	•	•	-		•	•	-	·		•	•	•	•	-	•	•	•	•	•	•	-
	*	•			1.0	•		22			а.	•33		85			£		18	81	1	
	7	•		7	1.00		•		•			•		•	1.000		•		•	•		<u></u>
			1		1.0					· · · ·		•	÷	98		1	20			¥0		*
			1.4		100		•	1				1952	12		0.00		10	2	15	81		
-	-		17	•			•		-					•	•		•			•		
							•	32	•	1. † III			-	20		α.				*1		2
		•					•		•			•	÷	<b>7</b> 0		•	٠	•		51		
•	•	•			•	•	•		•		•	•3	•	•	•	•	•	•	•	•		
		( <b>*</b> )						10			80	•				~	•			80		-
		•		•				2	•		25	155		2		15			*	10	1	
<u></u>	-		1	-								<u>.</u>		2		•	2		•	-	•	-
	•	•				•	•	-			•	•		•			•			*		*
		573				-	•	17			8 S	1.000	87	1	373	12	-		*	-	17	
		•			•	•	•			· Ŧ · · ·		•	14	÷	•	•	÷					

Fig. 5.20 30-stages Bi-Directional Gated Delay Line (BD-GDL)




Fig. 5.21 Closer look of BD-GDL

							10 10	<u>, ,</u> , ,			н н н	 	<u>₹.</u>			2	•	-			2					<u> </u>			
					•	•	н 1	  		•	-		•		4 4 4	. 1	•			•			* * *				•	а ч.	
			· ·		4 4			• • • • • •		•		 	•		•			1	· ·		3	е 20 20		5 (A) (A)	-			4	
								· ·						1			•				8						•		
					•											1 1 2		10 I.									•		•
		•	• • • •		* *	•	н 1 1	 	14 14 13		•		•		е 7 1	3 1 1	•					•	-	-	7	• •	•		•
 		3 3 3	• •				н К 1	• •			. [4		•		En,	_R\$	S	•	Ġ	■ NÓ		6	1.7.3	5 /	- \	∎ /DĊ	) )	E	Ent
ISSUED	CHECKED	<b></b> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u>	Aug 13 18:13:35 2017	UPDATED	•	•	GNI	 	12 17 17		. <del>*</del>	 			• •	3 7	•		• •	•		- 11 12	Ť.				•	2	•
			18:13:35 E	LS	•				6	4 7 1	5	· · ·	• •		•	Er	nb_	ĹS									•	ZONE	
			2017		•	· · ·	т 12 1	 			4 4 2			e G G	•	2 2 4					•	e e V			9 9 9	 		REV	
and the second second	SIZE   CAGE				•	11 12	т. 4 12	  	99 10 14		4 4 4	• •		5 6 7	к К Т	2 2	•		· ·	: : :	2	1 10 10		* 2	7 3 4	• •	• • •	21 59 54	
	NO		T Q					  					•		•							2 1 1			•			DESCRIPTION	
	DWG NO,		ntu	-	•	• • •	і. 1	 		•					•	•	2			•			•				•		UL PLUIONO
000		-GD(	TON		10 A	4) 4) 4)	90 10 10	 	а 4 4	•			•		4 4 4	 G			 	a a a		e C D	8 9. 2	а • -	-				
) / 3 1 ·		(.)	arekn	-	•	* * *	1. 1. 1.	• •		•			•		•		1			, , ,		•	e e	•			•	DATE	-
928 •	70	2						  					•		2 	GND		VDD .	  						•	· ·		APPROVED	
041 (045 (04	REV	3	12 14			-	•	е з — -			*	* *	- 20	ii) N	30		a .			÷.		R.	30	•	9				

Fig. 5.22 Bi-Directional Gated Delay Cell (BD-GDC)

	- 199	10		123	93 I 184	- 146	- 20		12			-		82		ł	127		3	an 2		1 BA	54	29-		10					4		
																	->																1
		8 8			• •			80 40	12 10		10		2//		17.	. 1		8							18						0) 2•		
					en 19						14		-		4	2	T	2					4				10 U			4	40 14		
														2				2					2		10	2	1			2			
2 8 3			2	1	57 NS		o	3			-	·.	-			_							2	1	2		U		23	4	32. 		
								ne			ne				2.		-	10			-	ne	<i>r</i>		ne		+		16				
				880		=	0	netØ24	r.		netØ24		-	. 0	net52		+ )	•	net52		<u></u>	netØ23			netØ23		00						-
2 6 6		2		-	4		↓.L	4		_	4		+	L.	3		•		N.	」.	cu L	•			() ()		én L	•	4	4	ų.		-
9 8 8	. 2	2	-			33,ī	10	1.	12	4	•	33	TX	H	8	4		-	- 3	33,7			2	32	.2	크루		H .		4	32 -		-
				•				1			_	11 11	w=200n			2		-	• •	nf=1	00					<u>  </u>	1600n 20.0n		-	75			-
* * *	• •		s (*		n (†	. 0	00n	18	12	12	25	s:	.0n		13	1		-		. 00	8	•		•	-19		.On	• «•		-	3		-
4 5 S		10 d	5 54					10	i:	14	38		-	20	14			2	κ.	2 3		) i	a.	23	8	*	5 B	a ga		ж. Ж	ці.	4	-
		-			i i	2	12	10	is.	Ϋ́ε.	<u>a</u>	14	E	$\mathbb{Z}_{\mathbb{Z}}$	4	a.		1			1	÷.	38 - 1	3	6	1	87 - S	i (1		яй.			-
8 8 8	• 4			•			1	1		1	2		*	•	1			8	•	e 3			3	1	1	•	-	•	T	1		-	
÷ 5		5 3	•		e e	2	1	12	£		1	2	-			-	٠				-	3		2.4		5	U			- 15	4	•	
8 - 8 - 8	e	8	с э.		80 - 18		0	.ne		3	.ne	0	net5		10	4		87			net52	.ne	1	3	ne	C.				- 14. -	9		1
	· · ·	1	1			-	တ	1etØ22	i.	ł.	netØ22	1	152		1	4		1			yo.	netØ2Ø		1	netØ2Ø	-	0	1		4		4	
8 N 1				•	4	1	L	2	10	9				Ŀ	o ا	1		*	N.		CA L	0		4			w.	•	-			1	1
39 - 30 - 2 -		10.7	9 97. 		75	33.1		ł	AI.	(5)		E E	• w=200	H	10			2	1	32.7	8-	+	2	8	5	B Pf		7		20	2		
	* 95					<u>" " </u>			10 10	30	2	11	420	CN I	18			*	-	nf=1	00		3	12	10	<u>     </u>	COM	. 1		10	*		
		0				0	20n		10				-07 07		28			*		.011	20						10n		•				
ISSUED	CHECKED.	CHECKED	<b>DRAWIN</b>	Aug 13	PDA						1																						
. B	KED.	Ð	Z		E		317 ce+	•	•				- 20		10. 14			2		2 8 		s a. S ar		22 		•	12 A 14 A				*		
				6			10		20				-			. ]		-							-					-			
				18:15:23		4		13		14					4		N		-					73.			10 1		23	-			
>		5 5		5		12	1	50	2		si.		2	2	5	4	1	2	-		st 1	2		1	.8		5 1		1	2	ZONE		~
								•					-		22										•3		a .			<u> </u>			-
2 2 3				2017		18	198	5	<i>.</i>			S.	50	÷.		3	•					2 . e			12						REV		-
K K S		8.8		17		×		10	i.	5			42		4	4	4))	è.	(e)	8 B		(	×	÷.	e.		÷.		20		-		4
1 2			•	1		3	ä	8	15	•	9	3	£	2	1					÷ .	-		2	ă.			a i		2	2	4		-
SCALE	SIZE	6. 6	e et	30.	20.0	3	15	20	2	4	1	s.	-		15	-	13	5		8 8	: :		1	2	10		2		2	*	3		
Ē	A .	•		•		1		•8	95	×	8		-	3		e	+	•	*			•	*		12	- •	<u>e</u> 9		1	4			-
	CAG	e 9			8			Ø	15		a.	9	£.	4.	14	4	÷	15	*	a a			a.	-	ie:	÷.	•	1 10	÷	-4			
2 5 2	CAGE NO.	67 - S	6	<i>a</i>	27 19	31	35	8	¥8	32	3	8	8	33	1	a	4	2		8		9	3	33	8	×.	30 5	a (a	12	4			L
1.			$\Omega$	· 7	J		14	1		4	•	•	•	1	•			*	*	4	•	2		4	•		6 Y	•	-		SCR		-
5 8 9	1 (1)	5 3	te	C	5	3	疣	14	46	1	3	et.	55	5	4	σ	) <sup>`</sup>	5	СЛ	1	5	ţ,	4	1	15	2	1	5 - 34	10 10	0	DESCRIPTION		t.
E 19 3	•	6 3	Ő		Š I	(2)	11.8	10	38	3	<u>;;</u> •	0.4	15		1			1		• •		1) - E	*		е.	1	3	5 .0	10		.z	REVISIONS	
*	DW		~~		5			£0.	χē.		2	10		£1.				•	T	G 8			.*	3	•				•		*	ISION	t
* * *	DWG NO,					-4-	4		95	-	*	4	÷	÷	-4	4	Ø		U	1-		+	-+1	+	F.	*	4	4 14	*	4	+	N I	1
(	้ภ้	11 1	Del	-	-1			50	<u>N</u> S	1	1	1	20	2	27.	• 1	т.	1		3. S		( <u>8</u>	10	1	50	*):	15 1		10		2		10
	0					15	18	-			32	34 	1	5. 				1				5 S				1		5 - 13 - 13	*	*	3		101
	5		AD.	grekn	2								-	2.			1						3		12							1	-
SHEE			$\leq$		;	2	12	87	18	4	52	÷.	35		32	4	2	22	2			8 12	4	12	1			1 14	1	4	3		01
SHEET			-	. 7	_									2									2			*5					DATE		0761010000
	~		()	-	5		1.5	10	6	ĸ			50				÷.			a 1			÷	2					0		-		
	0	2. 12	(D			2	25	20	10	4	s.	3	2	2	3			2	2						20		4		2				
9	S I		_		2 2		1	12	20		3		20	33	2							a (2)	Q.,	4	10	2	a	c 94		12	.~	-	
	S						0	1	8		a.		20				7	-							1				2		APPROVED		-
	<u>U</u>							•	5	1			•/		e.		10			e	8 1 3			i.	-	*	10				OVEL	-	
	REV	-	8 8		40 - 14	1		•5	8	÷	9	ġ.	÷1	w.	4	2	÷	*	8	÷ .		47	3	a.	-65		•			1	-	-	-
												21		£.,	-	1		1		-	_				1					-			╧

Fig. 5.23 Gated Delay Cell




Fig. 5.24 D-Flip Flop




Fig. 5.25 2x1 MUX2 for Tin-Block




Fig. 5.26 Transient Response of Delta Sigma TDC




Fig. 5.27 Transient Response [Dout and Vin]




Fig. 5.28 Spectrum of all-digital delta sigma TDC

### 6. Conclusion

A BD-GDL time integrator with applications in an all-digital first-order single-bit  $\Delta\Sigma$  TDC were presented. The time integrator consists of a bi-directional gated delay line with the time variable to be integrated as the gating signal. The accumulation of time variables is performed via the accumulation of the charge of the load capacitor and logic state of the gated delay stages. Issues critical to the performance of the time integrator and modulator were examined. The simulated spectrum of the TDC contains large harmonics arising from the nonlinear characteristics of the BD-GDL, signifying the need for differential BD-GDLs. A fully differential BD-GDL time integrator inspired by dual-slope ADCs is currently being developed, aiming at suppressing the detrimental effect of the nonlinearities of the BD-GDL. The proposed  $\Delta\Sigma$  TDC features all-digital realization, ultra low power consumption, and the preservation of quantization noise while possessing first-order noise-shaping. The preservation of quantization noise in the residual voltage of load capacitors is critical as it opens the door for the deployment of MASH architectures to achieve high-order noise-shaping. With a sinusoid time input of frequency 231kHz with OSR 68 and amplitude 333 ps, the  $\Delta\Sigma$  TDC exhibits first-order noise-shaping and provides a SNR of 34.64 dB over frequency band 48.27~231 kHz while consuming 293.8 µW. First order noise shaping is also achieved.

### 7. Future Work

As examined earlier, the large harmonics, both even and odd-order, are present in the spectrum of the all digital first-order single-bit  $\Delta\Sigma$  TDC with single-ended BD-GDL time integrator. These harmonics arise due to the nonlinear characteristics of the single-ended BD-GDL time integrator. In order to suppress even-order harmonic tones within the signal band and further improve SNR without sacrificing the benefit of all-digital implementation, it is appealing to design a differential bi-directional time integrator and replace it with single-ended BD-GDL time integrator. Furthermore, the output of the single-ended BD-GDL is a thermometer code 1...10...0 with the left most "0" specifying the node at which propagating "1" vanishes. The BD-GDL is therefore not only a time integrator but also a multi-bit quantizer. Therefore, using that as a motivation, an architecture for all-digital first order multi-bit  $\Delta\Sigma$  TDC with single-ended BDL time integrator can be developed which help us to reduce the noise floor.

## Appendix A

The MATLAB code required to plot the FFT spectrum and calculate important parameter of  $\Delta\Sigma$  TDC is attached as following:

%**************************************	*****%
% Project: All-Digital Delta Sigma TDC using	%
% Bi-Directional Gated Delay Line Time	%
% Integrator	%
% Author: Parth Parekh	%
% Date: August 15, 2017	%
%*************************************	******%
clear all;	
close all;	
clc;	
data = csvread('Dout.csv',1,0); %Loading the raw data saved	l from the cadence
Time = data (:, 1);	
Wave = data (:, 2);	
Wave = Wave-mean(Wave); % remove DC offset	
order = 1;	
nLev = 2; % since I'm using 1 bit slice	
Nfft = 2^11; % Total number of samples	
fs = 33.33E6; % sampling frequency	
bin = 15; % Number of FFT bins	
fin = ((bin)/Nfft) *fs % fin should be linked to fs.	
OSR = round(fs/(2*fin))	
t = [0: Nfft-1];	

n =1:2048;

spec2 = fft (Wave (1: end-0). \*hann (length (Wave (1: end-0))))/(Nfft\*(nLev-1)/4); % spec2 should have 2048 values. Therefore, if the recorded data is longer than 2048, user should be specifying the range which has 2048 samples.

fftout2 = abs(spec2);

fftout2dbv = 20\*log10(fftout2);

Sig\_Power2 = fftout2(bin+1);

s2 = norm (fftout2(bin: bin+2)); % Since Hanning window is used, the effective bin number should be bin +/- 1.

Harm\_Power2 = sum (fftout2(1: bin-1));

n2 = norm (fftout2(1: bin-1));

SNR2 = 20\*log10(s2/n2) % Signal-to-Noise Ratio

ENOB = (SNR2-1.76)/6.02 % Effective number of bits

f = 0:(fin/fs)/Nfft:(fin/fs)/2; % Normalized frequency f/fs)

plot (f (1: Nfft/2+1), fftout2dbv (1: Nfft/2+1), 'r') % Plotting the FFT

grid on;

### References

[1] G. Li, Y. Tousi, A. Hassibi, and E. Afshari, "Delay-line-based analog-to-digital converters," IEEE Trans. Circuits Syst. II, vol. 56, no. 6, pp. 464–468, June 2009.

[2] A. Iwata, N. Sakimura, M. Nagata, and T. Morie, "The architecture of delta sigma analog-todigital converters using a voltage-controlled oscillator as a multi-bit quantizer," IEEE Trans. Circuits Syst. II., vol. 46, no. 7, pp. 941–945, Jul. 1999.

[3] M. Hovin, A. Olsen, T. Lande, and C. Toumazou, "Delta-sigma modulators using frequency-modulated intermediate values," IEEE J. Solid-State Circuits, vol. 32, no. 1, pp. 13–22, Jan. 1997.

[4] M. Straayer and M. Perrott, "A 12-bit, 10-MHz bandwidth, continuous-time  $\Delta\Sigma$ ADC with a 5-bit, 950-MS/s VCO-based quantizer," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 805–814, Apr. 2008.

[5] T. Konishi, K. Okumo, S. Izumi, M. Yoshimoto, and H. Kawaguchi, "A 61 dB SNDR 700  $\mu$ m second-order all-digital TDC with low-jitter frequency shift oscillator and dynamic flipflops," in Symp. VLSI Circuits Dig. Tech. Papers, 2012, pp. 190–191.

[6] C. Taillefer and G. Roberts, "Delta-sigma A/D converter via time-mode signal processing," IEEE Trans. Circuits Syst. I, vol. 56, no. 9, pp. 1908–1920, Sept. 2009.

[7] M.Ali-Bakhshian and G. Roberts, "A digital implementation of a dual-path time-to-time integrator," IEEE Trans. Circuits Syst. I, vol. 59, no. 11, pp. 2578–2591, Nov. 2012.

[8] J. Hong, S. Kim, J. Liu, N. Xing, T. Jang, J. Park, J. Kim, T. Kim, and H. Park, "A 0.004 mm<sup>2</sup> 250  $\mu$ W  $\Delta\Sigma$ TDC with time-difference accumulator and a 0.012 mm<sup>2</sup> 2.5 mW bang-bang digital PLL using PRNG for low-power SoC applications," in IEEE Int'l Conf. Solid-State Circuits Dig. Tech. Papers, 2012, pp. 240–242.

[9] S. Kim, Time domain algebraic operation circuits for high performance mixed-mode system. MS Thesis, Korean Advanced Institute of Science and Technology, 2010.

[10] K. Kim, Y. Kim, W. Yu, and S. Cho, "A 7b 3.75 ps resolution twostep time-to-digital converter in 65 nm CMOS using pulse-train time amplifier," IEEE J. Solid-State Circuits, vol. 48, no. 4, pp. 1009–1017, April 2013.

[11] K. Kim, W. Yu, and S. Cho, "A 9 bit, 1.12 ps resolution 2.5 b/stage pipelined time-to-digital converter in 65nm CMOS using time-register," IEEE J. Solid-State Circuits, vol. 49, no. 4, pp. 1007–1016, April 2014.

[12] B. Yousefzadeh and M. Sharifkhani, "An audio band low voltage  $CT-\Delta\Sigma$  modulator with VCO-based quantizer," in Proc. IEEE Int'l Conf. Electronics, Circuits Syst., 2011, pp. 232-235.

[13] B. Swann, B. Blalock, L. Clonts, D. Binkley, J. Rochelle, E. Breading, and K. Bald- win, "A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1839-1852, Nov. 2004.

[14] E. Raisanen-Ruotsalainen, T. Rahkonen, and J. Lostamovaara, "An integrated time-to-digital converter with 30-ps single-shot precision," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1507-1510, Oct. 2000.

[15] M. Guttman and G. Roberts, "Sampled-data IIR filtering using time-mode signal processing circuits," in Proc. IEEE Int'l Symp. Circuits Syst., 2009, pp. 2285-2288.

[16] V. Ravinuthula, Time-Mode circuits for analog computations. PhD Dissertation, University of Florida, 2006.

[17] S. Aouini, K. Chuai, and G. Roberts, "Anti-imaging time-mode filter design using a PLL structure with transfer function DFT," IEEE Trans. Circuits Syst. I, vol. 59, no. 1, pp. 66-79, Jan. 2012.

[18] T. Tokairin, M. Okada, M. Kitsunezuka, T. Maeda, and M. Fukaishi, "A 2.1-to-2.8-GHz low-phase-noise all-digital frequency synthesizer with a time-windowed time-to-digital converter," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2582-2590, Dec. 2010.

[19] C. Hsu, M. Straayer, and M. Perrott, "A low-noise wide-BW 3.6-GHz digital  $\Delta\Sigma$  fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2776-2786, Dec. 2008.

[20] T. Yoshiaki and A. Takeshi, "Simple voltage-to-time converter with high linearity," IEEE Trans. Instrumentation and Measurement, vol. 20, no. 2, pp. 120-122, May 1971.

[21] K. Park and J. Park, "20 ps resolution time-to-digital converter for digital storage oscillator," in Proc. IEEE Nuclear Science Symp., vol. 2, 1998, pp. 876-881.

[22] P. Chen, C. Chen, and Y. Shen, "A low-cost low-power CMOS time-to-digital converter based on pulse stretching," IEEE Trans. Nuclear Science, vol. 53, no. 4, pp. 2215-2220, Aug. 2006.

[23] C. Chen, P. Chen, C. Hwang, and W. Chang, "A precise cyclic CMOS time-to-digital converter with low thermal sensitivity," IEEE Trans. Nuclear Science, vol. 52, no. 4, pp. 834-838, Aug. 2005.

[24] P. Chen, C. Chen, C. Tsai, and W. Lu, \A time-to-digital-converter-based CMOS smart temperature sensor," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1642-1648, Aug. 2005.

[25] D. Porat, "Review of sub-nanosecond time-interval measurements," IEEE Trans. Nu-clear Science, vol. NS-20, pp. 36-51, Sept. 1973.

[26] R.Staszewski, S. Vemulapalli, P. Vallur, J. Wallberg, and P. Balsara, "13 V 20 ps time-

to-digital converter for frequency synthesis in 90 nm CMOS," IEEE Trans. Circuits

Syst. II., vol. 53, no. 3, pp. 220-224, Mar. 2006.

[27] S. Henzler, S. Koeppe, W. Kamp, and D. Schmitt-Landsiedel, "90 nm 4.7 ps-resolution 0.7-LSB single-shot precision and 19 pJ-per-shot local passive interpolation time-to-digital converter with on-chip characterization," in IEEE Int'l Solid-State Circuits Conf. Dig. Tech. Papers, 2008, pp. 548-635.

[28] N. Xing, J. Woo, W. Shin, H. Lee, and S. Kim, "A 14.6 ps resolution, 50 ns input-range cyclic time-to-digital converter using fractional difference conversion method," IEEE Trans. on Circuits Systems I, vol. 57, no. 12, pp. 3064-3072, December 2010.

[29] C. Ljuslin, J. Christiansen, A. Marchioro, and O. Klingsheim, "An integrated 16-channel CMOS time to digital converter," IEEE Trans. Nuclear Science, vol. 41, no. 4, pp. 1104-1108, August 1994.

[30] P. Dudek, S. Szczepanski, and J. Haeld, "A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line," IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 240-247, Feb. 2000.

[31] G.Li and H. Chou, "A high resolution time-to-digital converter using two-level Vernier delay line technique," in Proc. IEEE Nuclear Science Symp. Conf. Record, 2007, pp. 276-280.

[32] A. Abas, A. Bystrov, D. Kinnimnt, O. Maevsky, G. Russell, and A. Yakovlev, "Time difference amplifier," IEE Electronics Letters, vol. 38, no. 23, pp. 1437-1438, November 2002.

[33] R.Rashidzadeh, R. Muscedere, M. Ahmadi, and W. Miller, "A delay generation technique for narrow time interval measurement," IEEE Trans. Instrumentation and Measurement, vol. 58, no. 7, pp. 2245-2252, July 2009.

[34] M. Oulmane and G. Roberts, "CMOS time amplifier for femto-second resolution timing measurement," in Proc. IEEE Int'l Symp. Circuits Syst., 2004, pp. 509-512.

[35] B. Tong, W. Yan, and X. Zhou, "A constant-gain time-amplifier with digital self-calibration," in Proc. IEEE Int'l ASIC Conf., 2009, pp. 1133-1136.

[36] A. Alahmadi, C. Russell, and A. Yakovlev, "Time difference amplifier design with improved performance parameters," IET Electronics Letters, vol. 48, no. 10, pp. 562-563, May 2012.

[37] C. Lin and M. Syrzycki, "Pico-second time interval amplification," in Proc. IEEE Int'l SoC Design Conf., 2010, pp. 201-204.

[38] B. Dehlaghi, S. Magierowski, and L. Belostotski, "Highly-linear time-difference amplifier with low sensitivity to process variations," IET Electronics Letters, vol. 47, no. 13, pp. 743-745, June 2011.

[39] H. Kwon, J. Lee, J. Sim, and H. Park, "A high-gain wide-input-range time amplifier with an open-loop architecture and a gain equal to current bias ratio," in Proc. IEEE Asian Solid-State Circuits Conf., 2011, pp. 325-328.

[40] K. Kim, Y. Kim, W. Yu, and S. Cho, "A 7b, 3.75 ps resolution two-step time-to-digital converter in 65nm CMOS using pulse-train time amplifier," in Symp. VLSI Circuits Dig. Tech. Papers, 2012, pp. 192-193.

[41] M.Lee and A. Abidi, "A 9B, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 769-777, April 2008.

[42] F. Yuan, CMOS Time-Mode Circuits and Systems: Fundamentals and Applications. New York: CRC Press, 2015.

[43] Y.Park and F.Yaun, "Low-power all digital delta-sigma tdc wwith bi-directional gated delay line time integrator," in IEEE Mid-west Symp. Circuits and Systems, Accepted. 2017.ent document.

[44] S. Chung, K. Hwang, W. Lee, and L. Kim, "A high resolution metastability-independent twostep gated ring oscillator TDC with enhanced noise shaping," in Proc. IEEE Int'l Symp. Circuits Syst., 2010, pp. 1300–1303.

[45] Y. Cao, P. Leroux, W. D. Cock, and M. Steyaert, "A 1.7 mW 11b 1-1-1 MASH  $\Delta\Sigma$  time-todigital converter," in IEEE Int'l Solid-State Circuits Conf. Dig. Tech. Papers, 2011, pp. 480–481.